DSAUD0067507.pdf by Lattice Semiconductor

Partial File Text 2000/V Family Architectural Description global GLB clock input signals CLK0, CLK1, and CLK2. These three clocks are used for clocking all the GLBs configured as registers in the device. They feed
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSAUD0067507.pdf preview

Download Datasheet

User Tagged Keywords

0034B