This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
Asynchronous Registered EPLD
Features
ยท TWelve I/O macrocells each having: -- One state flip-flop with an XOR sum-of-products input -- One feedback flip-flop with input coming from the I/O pin -- In