DSAZIHA1000104115.pdf by Global Mixed-Mode Technology

Partial File Text G2992B Global Mixed-mode Technology 2A DDR Bus Termination Regulator Features General Description The G2992B is a linear regulator designed to meet the JEDEC SSTL-18, SSTL-2 and SSTL-3 (Se
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSAZIHA1000104115.pdf preview

Download Datasheet

User Tagged Keywords

Price & Stock Powered by