DASF007737.pdf
by Cypress Semiconductor
-
CY24207
MediaClockTM
PDP Clock Generator
Features
·
·
·
·
Benefits
Integrated phase-locked loop (PLL)
Low-jitter, high-accuracy outputs
VCXO with Analog Adjust
3.3V operation
· In
-
Original
-
Unknown
-
Unknown
-
Unknown
-
Find it at Findchips.com
Price & Stock Powered by