Untitled
Abstract: No abstract text available
Text: CD74LPT16374 Semiconductor December 1996 Fast CMOS 3 .3V 16-Bit Register Three-State Features Description • Advanced 0.6 micron CMOS Technology The CD74LPT16374 is a 16-bit octal register designed with 16 D-type flip-flops with a buffered common clock and threestate outputs. The Output Enable (xOE) and clock (XCLK)
|
OCR Scan
|
CD74LPT16374
16-Bit
CD74LPT16374
|
PDF
|
Si825x
Abstract: ph6 drawing Si8250 SI8250-IM Si8251 Si8252 si8250dk 8051 DAC using pid controller fan speed control 8051 by PWM LQFP32 package
Text: Si8250/1/2 D I G I TA L P O W E R C O N T R O L L E R Features Pin Assignments: See page 23 PH4 PH5 PH6 25 VDD 28 26 GND 29 27 PH2 PH3 30 PH1 31 32 32-pin LQFP RST/C2CK 1 24 P0.0 IPK 2 23 P0.1 VSENSE 3 22 P0.2 21 P0.3 / XCLK GNDA 4 VDDA 5 VREF Si8250/1/2 Top View
|
Original
|
Si8250/1/2
32-pin
28-pin
Si825x
ph6 drawing
Si8250
SI8250-IM
Si8251
Si8252
si8250dk
8051 DAC using pid controller
fan speed control 8051 by PWM
LQFP32 package
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CD74LCX16374 Semiconductor Fast CMOS 3.3V 16-Bit Register Three-State December 1997 Features Description • Advanced 0.6 micron CMOS Technology The CD74LCX16374 is a 16-bit octal register designed with 16 D-type flip-flops with a buffered common clock and threestate outputs. The Output Enable (xOE) and clock (XCLK)
|
OCR Scan
|
CD74LCX16374
16-Bit
CD74LCX16374
MO-118-AA,
|
PDF
|
Untitled
Abstract: No abstract text available
Text: S E M I C O N D U C T O R CD74LCX16374 Fast CMOS 3.3V 16-Bit Register Three-State December 1997 Features Description • Advanced 0.6 micron CMOS Technology The CD74LCX16374 is a 16-bit octal register designed with 16 D-type flip-flops with a buffered common clock and threestate outputs. The Output Enable (xOE) and clock (xCLK)
|
Original
|
CD74LCX16374
16-Bit
CD74LCX16374
1-800-4-HARRIS
|
PDF
|
LA 42072
Abstract: CD74LPT16374 CD74LPT16374AMT CD74LPT16374ASM CD74LPT16374MT CD74LPT16374SM MO-118-AA
Text: S E M I C O N D U C T O R CD74LPT16374 Fast CMOS 3.3V 16-Bit Register Three-State December 1996 Features Description • Advanced 0.6 micron CMOS Technology The CD74LPT16374 is a 16-bit octal register designed with 16 D-type flip-flops with a buffered common clock and threestate outputs. The Output Enable (xOE) and clock (xCLK)
|
Original
|
CD74LPT16374
16-Bit
CD74LPT16374
1-800-4-HARRIS
LA 42072
CD74LPT16374AMT
CD74LPT16374ASM
CD74LPT16374MT
CD74LPT16374SM
MO-118-AA
|
PDF
|
2d62
Abstract: No abstract text available
Text: GB H Ä IS S S ! CD74LPT16374 D ecember 1996 Fast CMOS 3.3V 16-Bit Register Three-State Features Description • Advanced 0.6 micron CMOS Technology The CD74LPT16374 is a 16-bit octal register designed with 16 D-type flip-flops with a buffered common clock and threestate outputs. The Output Enable (xOE) and clock (XCLK)
|
OCR Scan
|
CD74LPT16374
16-Bit
CD74LPT16374
2d62
|
PDF
|
74LPT16374
Abstract: No abstract text available
Text: MA« CD74LPT16374 December 1996 Fast CMOS 3 .3V 16-Bit Register Three-State Features Description • Advanced 0.6 micron CMOS Technology The CD74LPT16374 is a 16-bit octal register designed with 16 D-type flip-flops with a buffered common clock and threestate outputs. The Output Enable (xOE) and clock (XCLK)
|
OCR Scan
|
CD74LPT16374
16-Bit
CD74LPT16374
74LPT16374
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HARRIS S E M I C O N D U C T O R CD74LCX16374 Fast CMOS 3.3V 16-Bit Register Three-State December 1997 Description Features • The CD74LCX16374 is a 16-bit octal register designed with 16 D-type flip-flops with a buffered common clock and threestate outputs. The Output Enable (xOE) and clock (XCLK)
|
OCR Scan
|
CD74LCX16374
16-Bit
CD74LCX16374
|
PDF
|
IDT85304-01
Abstract: No abstract text available
Text: IDT85304-01 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES IDT85304-01 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER FEATURES: DESCRIPTION: • Five differential 3.3V LVPECL outputs • Selectable differential CLK, xCLK, or LVPECL clock inputs
|
Original
|
IDT85304-01
650MHz
150ps
IDT85304-01
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IDT85304-01 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES IDT85304-01 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER FEATURES: DESCRIPTION: • Five differential 3.3V LVPECL outputs • Selectable differential CLK, xCLK, or LVPECL clock inputs
|
Original
|
IDT85304-01
650MHz
150ps
IDT853
|
PDF
|
Si8250
Abstract: Si8251 Si8252 Si825x mips ocp
Text: Si8250/1/2 D I G I TA L P O W E R C O N T R O L L E R Features Pin Assignments: See page 23 PH4 PH5 PH6 25 VDD 28 26 GND 29 1 24 P0.0 IPK 2 23 P0.1 VSENSE 3 22 P0.2 GNDA 4 21 P0.3 / XCLK VDDA 5 VREF RST/C2CK Si8250/1/2 Top View 16 15 P1.6/AIN6 P1.7/AIN7/C2D
|
Original
|
Si8250/1/2
28-pin
19upport
Si8250
Si8251
Si8252
Si825x
mips ocp
|
PDF
|
Untitled
Abstract: No abstract text available
Text: S ttftSESS CD74LCX16374 Fast CMOS 3.3V 16-Bit Register Three-State December 1997 Features Description • Advanced 0.6 micron CMOS Technology The CD74LCX16374 is a 16-bit octal register designed with 16 D-type flip-flops with a buffered common clock and threestate outputs. The Output Enable (xOE) and clock (XCLK)
|
OCR Scan
|
CD74LCX16374
16-Bit
CD74LCX16374
1-800-4-HARRIS
|
PDF
|
Si825X
Abstract: fan speed control 8051 by PWM pwm fan speed control 8051 Si8250 Si8251 Si8252 fan speed control 8051 LQFP32 package
Text: Si8250/1/2 D I G I TA L P O W E R C O N T R O L L E R Features Pin Assignments: See page 23 PH4 PH5 PH6 25 VDD 28 26 GND 29 27 PH2 PH3 30 PH1 31 32 32-pin LQFP 1 24 P0.0 IPK 2 23 P0.1 VSENSE 3 22 P0.2 GNDA 4 21 P0.3 / XCLK VDDA 5 VREF RST/C2CK Si8250/1/2 Top View
|
Original
|
Si8250/1/2
32-pin
28-pin
Si825X
fan speed control 8051 by PWM
pwm fan speed control 8051
Si8250
Si8251
Si8252
fan speed control 8051
LQFP32 package
|
PDF
|
IDT85304-01
Abstract: No abstract text available
Text: IDT85304-01 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES IDT85304-01 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER FEATURES: DESCRIPTION: • Five differential 3.3V LVPECL outputs • Selectable differential CLK, xCLK, or LVPECL clock inputs
|
Original
|
IDT85304-01
650MHz
150ps
IDT85304-01
|
PDF
|
|
|
ISD1510P
Abstract: ISD1510 ISD151Q 1SD1510 ISD ChipCorder Application Information ISD1510S
Text: ISD1510 ISD1510 BLOCK DIAGRAM Figure 1-1. ISD1510 Block Diagram—Basic Configuration ISD1510 PINOUTS VS SD 1 I DETAILED DESCRIPTION I 28 RECLED • I 27 V ccd REC 2 I PLAYE 3 I I 26 XCLK PLAYL 4 d I 25 TEST ZZ I 24 NC 6 ZZ I 23 NC NC 5 NC ZZ 8 ZZ NC 7 NC
|
OCR Scan
|
ISD1510
ISD151Q
T0D33tiD
ISD1510
28-Lead
600-lnch
ISD1510P
1SD1510
ISD ChipCorder Application Information
ISD1510S
|
PDF
|
176 x 220 Color LCD 37 pin
Abstract: 125144
Text: CL-GD7548 X G A /S V G A L C D Controller 1. CIRRUS LOGIC PIN INFORMATION 1.1 Pin Diagram S§ rn m îÉ Ë im m m m m m m h F C P U /M D 2 5 MD24 m P C i-M G P U / M D 2 3 m MD22 • S 4 6 P U /M D 2 1 m M VD D 2m SLEEPPU / M D20 ■ XCLKPU / M D19 ■ F V L P U /M D 1 8 m
|
OCR Scan
|
CL-GD7548
VSS10
176 x 220 Color LCD 37 pin
125144
|
PDF
|
differential pair transistor
Abstract: clock generator differential output IDT85304-01
Text: IDT85304-01 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES IDT85304-01 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER FEATURES: DESCRIPTION: • Five differential 3.3V LVPECL outputs • Selectable differential CLK, xCLK, or LVPECL clock inputs
|
Original
|
IDT85304-01
650MHz
150ps
differential pair transistor
clock generator differential output
IDT85304-01
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CD74FCT163374 Fast CMOS CMOS 3.3V 6-Bit Register Three-State December 1996 Features Description • Advanced 0.6 micron CMOS Technology The CD74FCT163374 is a 16-bit octal register designed with 16 D-type flip-flops with a buffered common clock and threestate outputs. The Output Enable (xOE) and clock (xCLK)
|
OCR Scan
|
CD74FCT163374
CD74FCT163374
16-bit
|
PDF
|
82C9001A
Abstract: 82C9001 HSYNC GENERATE PIXEL CLOCK
Text: v.nira •• n •• •• •• Design C onsiderations •• •• Design Considerations to PCLK. The block diagram below shows a method o f generating the DICL clock. C onnecting PC V ideo to a P hase Locked Loop PC Video provides 4 clock inputs; XCLK, PCX2,
|
OCR Scan
|
SAA9051
GP01/PLLHREF
82C9001A
82C9001A
82C9001
HSYNC GENERATE PIXEL CLOCK
|
PDF
|
0B43
Abstract: 014D w0803 adc ic 0808 pin diagram images
Text: STV9299 Video Mode Converter PRELIMINARY DATA SDA SCL XTALOUTXTALIN STV9299 XOSC I²C Crystal Oscillator GLBL SMEAS Global Control Sync Measurement XCLK domain SRT Sync Retiming HSIN VSIN TCON HSOUT Timing Controller VSOUT 2 LLK SMUX Line Lock PLL Sync
|
Original
|
STV9299
0B43
014D
w0803
adc ic 0808 pin diagram images
|
PDF
|
Untitled
Abstract: No abstract text available
Text: NRND: Not recommended for new designs. TE X AS I NS TRUM E NTS - P RO DUCTION D ATA Stellaris LM3S1B21 Microcontroller D ATA SHE E T D S -LM3S 1B 21 - 1 3 4 4 2 . 2 5 4 9 S P M S 222H C o p yri g h t 2 0 07-2012 Te xa s In stru me n ts In co rporated
|
Original
|
LM3S1B21
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TE X AS I NS TRUM E NTS - P RO DUCTION D ATA Stellaris LM3S9B81 Microcontroller D ATA SHE E T D S -LM3S 9B 81 - 1 5 8 5 2 . 2 7 4 3 S P M S 223J C o p yri g h t 2 0 07-2014 Te xa s In stru me n ts In co rporated Copyright Copyright © 2007-2014 Texas Instruments Incorporated All rights reserved. Stellaris and StellarisWare® are registered trademarks of Texas Instruments
|
Original
|
LM3S9B81
|
PDF
|
Untitled
Abstract: No abstract text available
Text: NRND: Not recommended for new designs. TE X AS I NS TRUM E NTS - P RO DUCTION D ATA Stellaris LM3S5951 Microcontroller D ATA SHE E T D S -LM3S 5951 - 1 3 4 4 2 . 2 5 4 9 S P M S 186M C o p yri g h t 2 0 07-2012 Te xa s In stru me n ts In co rporated
|
Original
|
LM3S5951
|
PDF
|
tube 6G6
Abstract: No abstract text available
Text: OBSOLETE: TI has discontinued production of this device. TE X AS I NS TRUM E NTS - P RO DUCTION D ATA Stellaris LM3S6G65 Microcontroller D ATA SHE E T D S -LM3S 6G6 5 - 1 2 9 8 6 . 2 5 3 2 S P M S 269B C o p yri g h t 2 0 07-2012 Te xa s In stru me n ts In co rporated
|
Original
|
LM3S6G65
tube 6G6
|
PDF
|
