Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XC9536 CPLD Search Results

    XC9536 CPLD Result Highlights (2)

    Part ECAD Model Manufacturer Description Download Buy
    JM38510/50407BRA Texas Instruments Standard High-Speed PAL Circuits 20-CDIP -55 to 125 Visit Texas Instruments Buy
    JM38510/50402BRA Texas Instruments Standard High-Speed PAL Circuits 20-CDIP -55 to 125 Visit Texas Instruments Buy

    XC9536 CPLD Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    XC9536

    Abstract: xc9536 44 pin PC44 XC9536-10 XC9536-15 XC9536-5 XC9536-7 36V18 X5952
    Text:  XC9536 In-System Programmable CPLD June 1, 1996 Version 1.0 Preliminary Product Specification Features Power Management • • • • • Power dissipation can be reduced in the XC9536 by configuring macrocells to standard or low-power modes of operation. Unused macrocells are turned off to minimize power


    Original     		PDF XC9536 36V18 44-Pin X5952 PQ100 XC9536 TQ100 xc9536 44 pin PC44 XC9536-10 XC9536-15 XC9536-5 XC9536-7 X5952

    XC9500

    Abstract: XC9536 XC9536-10 XC9536-15 XC9536-5 XC9536-6 XC9536-7
    Text: 9 XC9536 In-System Programmable CPLD  June 3, 1998 Version 3.0 3* Product Specification Features Power Management • • • • • Power dissipation can be reduced in the XC9536 by configuring macrocells to standard or low-power modes of operation. Unused macrocells are turned off to minimize power


    Original     		PDF XC9536 44-Pin 48-Pin XC9536 XC9500 XC9536-10 XC9536-15 XC9536-5 XC9536-6 XC9536-7

    xilinx xc9536 Schematic

    Abstract: Xilinx jtag cable pcb Schematic Abel code for johnson counter xilinx vhdl code for 555 timer XC9536 vhdl code for 555 XAPP XC9536 PIN CONNECTION code voltage regulator vhdl LM2940CT-5
    Text:  XAPP 078 March, 1997 Version 1.0 XC9536 ISP Demo Board Application Note Summary The demo board described in this application note is a tool for demonstrating the In-System Programming (ISP) capabilities of the XC9500 CPLD family. Xilinx Family XC9500


    Original     		PDF XC9536 XC9500 XC9500 xilinx xc9536 Schematic Xilinx jtag cable pcb Schematic Abel code for johnson counter xilinx vhdl code for 555 timer vhdl code for 555 XAPP XC9536 PIN CONNECTION code voltage regulator vhdl LM2940CT-5

    XAPP078

    Abstract: xilinx xc9536 Schematic Abel code for johnson counter application johnson counter LM2940 LM2940CT-5 xilinx vhdl code for 555 timer TLC555 XC9500 XC9536
    Text:  XAPP078 April, 1997 Version 1.0 XC9536 ISP Demo Board Application Note Summary The demo board described in this application note is a tool for demonstrating the In-System Programming (ISP) capabilities of the XC9500 CPLD family. Xilinx Family XC9500


    Original     		PDF XAPP078 XC9536 XC9500 XC9500 xilinx xc9536 Schematic Abel code for johnson counter application johnson counter LM2940 LM2940CT-5 xilinx vhdl code for 555 timer TLC555

    xc9536

    Abstract: XCN11010 xc9536 44 pin XILINX XC9536 xc9536 vqg44 xc9536-7vq44 XC9536-7VQG44I XC9536-7PCG44I XC9536-10VQ44C XC9536-15PCG44I
    Text: – PRODUCT OBSOLETE / UNDER OBSOLESCENCE – XC9536 In-System Programmable CPLD R DS064 v7.0 May 17, 2013 5 Product Specification Features Description • • 5 ns pin-to-pin logic delays on all pins fCNT to 100 MHz • • • 36 macrocells with 800 usable gates


    Original     		PDF XC9536 DS064 36V18 XCN11010 xc9536 44 pin XILINX XC9536 xc9536 vqg44 xc9536-7vq44 XC9536-7VQG44I XC9536-7PCG44I XC9536-10VQ44C XC9536-15PCG44I

    Xilinx jtag cable Schematic

    Abstract: XC9500 xilinx xc9536 Schematic xc9500 jtag cable XC9500 Family xilinx jtag cable xilinx xc9536 XC9536
    Text: Full-Featured Xilinx CPLD Starter Kit for $99.00 from Insight Electronics Insight Electronics is offering a new, low-cost CPLD development system. The Xilinx CPLD Starter Kit includes Xilinx Foundation Series software, an ISP/JTAG download cable, and an XC9536 demo board; everything you need to


    Original     		PDF XC9536 XC9500 XC9500 Xilinx jtag cable Schematic xilinx xc9536 Schematic xc9500 jtag cable XC9500 Family xilinx jtag cable xilinx xc9536

    XC9536

    Abstract: XC9536-6 XC9536-7 XC9500 XC9536-10 XC9536-15 XC9536-5 xc9536 44 pin vqfp
    Text: 9 1 XC9536 In-System Programmable CPLD  December 4, 1998 Version 5.0 1 1* Product Specification Features Power Management • • 5 ns pin-to-pin logic delays on all pins fCNT to 100 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins


    Original     		PDF XC9536 36V18 XC9536 XC9536-6 XC9536-7 XC9500 XC9536-10 XC9536-15 XC9536-5 xc9536 44 pin vqfp

    XC9536-10PC44C

    Abstract: No abstract text available
    Text: XC9536 In-System Programmable CPLD R DS064 v6.0 June 18, 2003 5 Product Specification Features Description • • 5 ns pin-to-pin logic delays on all pins fCNT to 100 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins 5V in-system programmable


    Original     		PDF XC9536 DS064 36V18 XC9536-10PC44C

    9536

    Abstract: XC9500 XC9536 XC9536-10 XC9536-15 XC9536-5 XC9536-6 XC9536-7
    Text: 9 1 XC9536 In-System Programmable CPLD  December 4, 1998 Version 5.0 1 1* Product Specification Features Power Management • • 5 ns pin-to-pin logic delays on all pins fCNT to 100 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins


    Original     		PDF XC9536 36V18 XC9536 9536 XC9500 XC9536-10 XC9536-15 XC9536-5 XC9536-6 XC9536-7

    xc9536

    Abstract: xc9536-7vq44 95xxx XC9536-7VQ44I xc9536-15vq44i XC9536-15VQ44C
    Text: XC9536 In-System Programmable CPLD R DS064 v6.2 April 15, 2005 5 Product Specification Features Description • • 5 ns pin-to-pin logic delays on all pins fCNT to 100 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins 5V in-system programmable


    Original     		PDF XC9536 DS064 36V18 xc9536-7vq44 95xxx XC9536-7VQ44I xc9536-15vq44i XC9536-15VQ44C

    xc9536

    Abstract: xc9536 vqg44 XC9536-15VQG44I XC9536-5PCG44C XC9536-15PCG44C XC9536-15VQG44C XC9536-7PCG44I XC9536-10VQ44C XC9536-10VQG44C xc9536-7pc44c
    Text: XC9536 In-System Programmable CPLD R DS064 v6.3 April 3, 2006 5 Product Specification Features Description • • 5 ns pin-to-pin logic delays on all pins fCNT to 100 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins 5V in-system programmable


    Original     		PDF XC9536 DS064 36V18 xc9536 vqg44 XC9536-15VQG44I XC9536-5PCG44C XC9536-15PCG44C XC9536-15VQG44C XC9536-7PCG44I XC9536-10VQ44C XC9536-10VQG44C xc9536-7pc44c

    XC9536

    Abstract: XC9500 XC9536-10 XC9536-15 XC9536-5 XC9536-6 XC9536-7 95xxx xc9536 44 pin vqfp XC9536-10PC44
    Text: XC9536 In-System Programmable CPLD R DS064 v6.1 August 21, 2003 5 Product Specification Features Description • • 5 ns pin-to-pin logic delays on all pins fCNT to 100 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins 5V in-system programmable


    Original     		PDF XC9536 DS064 36V18 XC9500 XC9536-10 XC9536-15 XC9536-5 XC9536-6 XC9536-7 95xxx xc9536 44 pin vqfp XC9536-10PC44

    XC9536-7

    Abstract: XC9500 XC9536 XC9536-10 XC9536-15 XC9536-5
    Text:  XC9536 In-System Programmable CPLD March, 1997 Version 1.1 Product Specification Features Power Management • 5 ns pin-to-pin logic delays on all pins • fCNT to 100 MHz • 36 macrocells with 800 usable gates • Up to 34 user I/O pins • 5 V in-system programmable (ISP)


    Original     		PDF XC9536 36V18 44-Pin XC9536 XC9536F XC9536-7 XC9500 XC9536-10 XC9536-15 XC9536-5

    Untitled

    Abstract: No abstract text available
    Text: flXIUNX XC9536 In-System Programmable CPLD November 2,1998 Version 4.0 Product Specification Features Power Management • • • • • Power dissipation can be reduced in the XC9536 by config­ uring macrocells to standard or low-power modes of opera­


    OCR Scan     		PDF XC9536 36V18 44-Pin 48-Pin XC9536

    xc9536 44 pin vqfp

    Abstract: No abstract text available
    Text: £ XILINX XC9536 In-System Programmable CPLD June 3 ,1 9 9 8 Version 3.0 Product Specification Features Power Management • • • • • Power dissipation can be reduced in the XC9536 by config­ uring macrocells to standard or low-power modes of opera­


    OCR Scan     		PDF XC9536 36V18 16-bit X5919 xc9536 44 pin vqfp

    Untitled

    Abstract: No abstract text available
    Text: flX IU N X XC9536 In-System Programmable CPLD October 29, 1997 Version 2.0 Product Specification Features Power Management 5 ns pin-to-pin logic delays on all pins • • • • • • • • • • • • • fcNT to MHz 36 macrocells with 800 usable gates


    OCR Scan     		PDF XC9536 36V18 44-Pin XC9536

    Untitled

    Abstract: No abstract text available
    Text: HXILINX XC9536 In-System Programmable CPLD January, 1997 Version 1.0 Preliminary Product Specification Features Power Management • 5 ns pin-to-pin logic delays on all pins • • • • fcNT ^ MHz 36 macrocells with 800 usable gates Up to 34 user I/O pins


    OCR Scan     		PDF XC9536 36V18 programmabl536 44-Pin XC9536 XC9536F

    xc9536

    Abstract: No abstract text available
    Text: KXILINX XC9536 In-System Programmable CPLD June 1, 1996 Version 1.0 Preliminary Product Specification Features Power Management • • 5 ns pin-to-pin logic delays on all pins fQfsjj to 125 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins


    OCR Scan     		PDF XC9536 36V18 44-Pin

    Untitled

    Abstract: No abstract text available
    Text: £ XILINX XC9536 In-System Programmable CPLD June 1, 1996 Version 1.0 Preliminary Product Specification Features Power Management • • 5 ns pin-to-pin logic delays on all pins fcNT "^25 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins


    OCR Scan     		PDF XC9536 36V18 00073bb 44-Pin 00073b?

    Untitled

    Abstract: No abstract text available
    Text: HXILINX XC9536 In-System Programmable CPLD Novem ber 2, 1998 Version 4.0 Product Specification Features Power Management • 5 ns pin-to-pin logic delays on all pins • ^CNT to 100 MHz • • • 36 m acrocells with 800 usable gates Up to 34 user I/O pins


    OCR Scan     		PDF XC9536 36V18 S-026-AC S-086-AC -026-A

    Untitled

    Abstract: No abstract text available
    Text: flX IU N X XC9536 In-System Programmable CPLD November 10, 1997 Version 2.0 Product Specification Features Power Management • 5 ns pin-to-pin logic delays on all pins • • • • fcNT to MHz 36 macrocells with 800 usable gates Up to 34 user I/O pins


    OCR Scan     		PDF XC9536 36V18 44-Pin XC9536

    Untitled

    Abstract: No abstract text available
    Text: XC9536 In-System Programmable CPLD K X I L I N X June 1, 1996 Version 1.0 Preliminary Product Specification Features Power Management • • 5 ns pin-to-pin logic delays on all pins fQisiy to 125 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins


    OCR Scan     		PDF XC9536 36V18 DDD72b2 44-Pin TT4175T

    Untitled

    Abstract: No abstract text available
    Text: flXIU N X XC9536 In-System Programmable CPLD December 4, 1998 Version 5.0 Product Specification Features Power Management • 5 ns pin-to-pin logic delays on all pins • fcN T • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins 5 V in-system programmable (ISP)


    OCR Scan     		PDF XC9536 36V18 44-Pin 48-Pin

    GTS FC-618A

    Abstract: No abstract text available
    Text: flX IU N X XC9536 In-System Programmable CPL June 3, 1998 Version 3.0 Product Specification Features Power Management • 5 ns pin-to-pin logic delays on all pins • • • • fcNT to MHz 36 macrocells with 800 usable gates Up to 34 user I/O pins 5 V in-system programmable (ISP)


    OCR Scan     		PDF XC9536 36V18 44-Pin 48-Pin XC9536 GTS FC-618A