Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XC17V16 SERIES Search Results

    XC17V16 SERIES Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    PQU650M-F-COVER Murata Manufacturing Co Ltd PQU650M Series - 3x5 Fan Cover Kit, RoHs Medical Visit Murata Manufacturing Co Ltd
    9004FM/B Rochester Electronics LLC 9004 - NAND Gate, 9004 Series Visit Rochester Electronics LLC Buy
    100183FC Rochester Electronics LLC Multiplier, 100K Series, 8-Bit, ECL, CQFP24, CERPAK-24 Visit Rochester Electronics LLC Buy
    74AC521SC REEL Rochester Electronics LLC 74AC521 - Identity Comparator, AC Series, 8-Bit, Inverted Output, CMOS Visit Rochester Electronics LLC Buy
    MM74HC4538M-G Rochester Electronics LLC 74HC4538 - Monostable Multivibrator, HC/UH Series, 2-Func, CMOS Visit Rochester Electronics LLC Buy

    XC17V16 SERIES Datasheets (2)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    XC17V16 Series Xilinx XC17V00 Series Configuration PROM Original PDF
    XC17V16-SERIES Xilinx XC17V00 Series Configuration PROM Original PDF

    XC17V16 SERIES Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: — OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — R DS073 v2.0 April 7, 2014 XC17V00 Series Configuration PROMs Product Specification 8 Features • Available in compact plastic packages: VQ44, PC44, PC20, VO8, and SO20(1) • Programming support by leading programmer


    Original     		PDF DS073 XC17V00

    44-PIN PLASTIC QUAD FLAT PACKAGE

    Abstract: xilinx MARKING CODE xilinx SO20 MARKING CODE XC17V00
    Text: XC17V00 Series Configuration PROM R DS073 v1.4 April 4, 2001 8 Advance Product Specification Features Description • One-time programmable (OTP) read-only memory designed to store configuration bitstreams of Xilinx FPGA devices • Simple interface to the FPGA


    Original     		PDF XC17V00 DS073 XC17V16 XC17V08 20-pin XC17V08, XC17V08 44-PIN PLASTIC QUAD FLAT PACKAGE xilinx MARKING CODE xilinx SO20 MARKING CODE

    XC17V00 Series

    Abstract: XC17V04VQ44I XC2V1000-4 xcv300 Date Marking
    Text: XC17V00 Series Configuration PROMs R DS073 v1.7 June 14, 2002 8 Features Advance Product Specification • Available in compact plastic packages: VQ44, PC44, PC20, VO8, and SO20 • One-time programmable (OTP) read-only memory designed to store configuration bitstreams of Xilinx


    Original     		PDF XC17V00 DS073 XC17V16 XC17V08 SCV405E, XC17V00 Series XC17V04VQ44I XC2V1000-4 xcv300 Date Marking

    XCN07010

    Abstract: XC17V00 DS07-3 XC17V04VQ44I PC44 SO20 VQ44 xilinx XC3S200
    Text: R DS073 v1.12 November 13, 2008 XC17V00 Series Configuration PROMs Product Specification 8 Features • Available in compact plastic packages: VQ44, PC44, PC20, VO8, and SO20(1) • Programming support by leading programmer manufacturers Cascadable for storing longer or multiple bitstreams


    Original     		PDF DS073 XC17V00 XCN07010 DS07-3 XC17V04VQ44I PC44 SO20 VQ44 xilinx XC3S200

    XC17V00

    Abstract: xilinx SO20 MARKING CODE PC44 SO20 VQ44 SelectMAP
    Text: R DS073 v1.11 June 7, 2007 XC17V00 Series Configuration PROMs Product Specification 8 Features • Available in compact plastic packages: VQ44, PC44, PC20, VO8, and SO20 • Programming support by leading programmer manufacturers. Cascadable for storing longer or multiple bitstreams


    Original     		PDF DS073 XC17V00 XC3S50 XC17V04, XC17V02, XC17V01, XC17V16 XC17V08, xilinx SO20 MARKING CODE PC44 SO20 VQ44 SelectMAP

    XC17V00

    Abstract: XC17V08 Series PC44 SO20 VQ44
    Text: XC17V00 Series Configuration PROMs R DS073 v1.10 April 14, 2002 8 Features Preliminary Product Specification • Available in compact plastic packages: VQ44, PC44, PC20, VO8, and SO20 • One-time programmable (OTP) read-only memory designed to store configuration bitstreams of Xilinx


    Original     		PDF XC17V00 DS073 XC17Vs XC17V04, XC17V02, XC17V01 XC17V16 XC17V08. XC17V08 Series PC44 SO20 VQ44

    XCV300E

    Abstract: XC17V00 PC44 SO20 VQ44 XC2V1000-4
    Text: XC17V00 Series Configuration PROM R DS073 v1.5 October 9, 2001 8 Features Advance Product Specification • Available in compact plastic packages: VQ44, PC44, PC20, VO8, and SO20 • One-time programmable (OTP) read-only memory designed to store configuration bitstreams of Xilinx


    Original     		PDF XC17V00 DS073 XC17V16 XC17V08, XC17V08 SCV405E, XCV300E PC44 SO20 VQ44 XC2V1000-4

    SelectMAP

    Abstract: No abstract text available
    Text: XC17V00 Series Configuration PROMs R DS073 v1.8 July 29, 2002 8 Features Advance Product Specification • Available in compact plastic packages: VQ44, PC44, PC20, VO8, and SO20 • One-time programmable (OTP) read-only memory designed to store configuration bitstreams of Xilinx


    Original     		PDF XC17V00 DS073 XC17V16 XC17V08 SCV405E, SelectMAP

    SPARTAN-3 XC3S400

    Abstract: XC17V00 SPARTAN-3 XC3S1000 XC17V16 Series xc3s400 pinout xilinx MARKING CODE PC44 SO20 VQ44 XC3S400 FPGAs
    Text: XC17V00 Series Configuration PROMs DRAFT R DS073 (v1.12) July 25, 2003 8 Features • One-time programmable (OTP) read-only memory designed to store configuration bitstreams of Xilinx FPGA devices • • Simple interface to the FPGA Cascadable for storing longer or multiple bitstreams


    Original     		PDF XC17V00 DS073 XC17V16 XC17V08 XC17V04, XC17V02, XC17V01 XC17V08. SPARTAN-3 XC3S400 SPARTAN-3 XC3S1000 XC17V16 Series xc3s400 pinout xilinx MARKING CODE PC44 SO20 VQ44 XC3S400 FPGAs

    XC17V00

    Abstract: No abstract text available
    Text: XC17V00 Series Configuration PROMs R DS073 v1.6 February 27, 2002 8 Features Advance Product Specification • Available in compact plastic packages: VQ44, PC44, PC20, VO8, and SO20 • One-time programmable (OTP) read-only memory designed to store configuration bitstreams of Xilinx


    Original     		PDF XC17V00 DS073 XC17V16 XC17V08 XC17V08, SCV405E,

    Untitled

    Abstract: No abstract text available
    Text: XC17V00 Series Configuration PROM R DS073 v1.2 November 16, 2000 8 Advance Product Specification Features Description • One-time programmable (OTP) read-only memory designed to store configuration bitstreams of Xilinx FPGA devices • Simple interface to the FPGA; configurable to use a


    Original     		PDF XC17V00 DS073 44-pin 20-pin XC17V16 XC17V08, XC17V08

    17V16

    Abstract: XC17V04PC44I XC17V04VQ44I XC17V16 Series xilinx MARKING CODE PC44 SO20 VQ44 XC17V00 17V01
    Text: XC17V00 Series Configuration PROM R DS073 v1.0 July 26, 2000 8 Advance Product Specification Features Description • One-time programmable (OTP) read-only memory designed to store configuration bitstreams of Xilinx FPGA devices • Simple interface to the FPGA; configurable to use a


    Original     		PDF XC17V00 DS073 17V16 17V16 17V08 17V04 17V02 17V01 44-pin XC17V04PC44I XC17V04VQ44I XC17V16 Series xilinx MARKING CODE PC44 SO20 VQ44 17V01

    SPARTAN XCS40XL

    Abstract: XCS20 XC1701PD8I XC1736EPD8C XC17256EPD8C XC1765EPD8C XC17128EPD8I XC17256E-PD8C XC1765EPD8I XCS10XL
    Text: Xilinx FPGAs and PROMs Spartanª, Spartan-XL and Spartan-II FPGAs Continued Spartan/XL Family (Continued) FPGA Package Options and User I/O PLCC IOBs XCS05 77 XCS10 112 XCS20 160 XCS30 192 XCS40 205 XCS05XL 77 XCS10XL 112 XCS20XL 160 XCS30XL 192 XCS40XL


    Original     		PDF XCS05 XCS10 XCS20 XCS30 XCS40 XCS05XL XCS10XL XCS20XL XCS30XL XCS40XL SPARTAN XCS40XL XC1701PD8I XC1736EPD8C XC17256EPD8C XC1765EPD8C XC17128EPD8I XC17256E-PD8C XC1765EPD8I

    XC18V00

    Abstract: XC17V00 XC18V01 SO20 XAPP161 XC1700 XC17S00A xc18v01 20 pin XC18V01-SO20 XC18V04VQ44
    Text: Application Note: XC1700, XC18V00 Series R XAPP161 v3.4 March 14, 2006 XC1700 and XC18V00 Design Migration Considerations Author: Chris Borelli and Randal Kuramoto Summary The compatibility between the XC1700 and XC18V00™ series of PROMs allows an engineer


    Original     		PDF XC1700, XC18V00 XAPP161 XC1700 XC1700TM XC18V00TM XC17V00 XC18V01 SO20 XAPP161 XC17S00A xc18v01 20 pin XC18V01-SO20 XC18V04VQ44

    XCV2V4000

    Abstract: XCV2V6000 XC2V000 18V04 17V16 XCV2V3000 17V01 18V00 XCV2V1000
    Text: R Chapter 3 Configuration Summary 1 This chapter covers the following topics: • • • • • • • • • • Introduction 2 Configuration Solutions Master Serial Programming Mode Slave Serial Programming Mode 3 Master SelectMAP Programming Mode Slave SelectMAP Programming Mode


    Original     		PDF RS232 95/98/2000/NT UG002 XCV2V4000 XCV2V6000 XC2V000 18V04 17V16 XCV2V3000 17V01 18V00 XCV2V1000

    XCV2V2000

    Abstract: UG002 MultiLINX RAM 2112 256 word XC2V1000 XC2V1500 XC2V2000 XC2V250 XC2V3000 XC2V40
    Text: R Chapter 3 Configuration Summary 1 This chapter covers the following topics: • • • • • • • • • • Introduction 2 Configuration Solutions Master Serial Programming Mode Slave Serial Programming Mode 3 Master SelectMAP Programming Mode Slave SelectMAP Programming Mode


    Original     		PDF RS232 95/98/2000/NT UG002 XCV2V2000 UG002 MultiLINX RAM 2112 256 word XC2V1000 XC2V1500 XC2V2000 XC2V250 XC2V3000 XC2V40

    18v04

    Abstract: XC17v X07905 xilinx jtag cable XCV2VP50 17V01 18V00 Virtex-II Pro Prototype Platform User Guide
    Text: R Chapter 3 Configuration Summary This chapter covers the following topics: • • • • • • • • • • Introduction Configuration Solutions Master Serial Programming Mode Slave Serial Programming Mode Master SelectMAP Programming Mode Slave SelectMAP Programming Mode


    Original     		PDF RS232 98/2000/NT UG012 18v04 XC17v X07905 xilinx jtag cable XCV2VP50 17V01 18V00 Virtex-II Pro Prototype Platform User Guide

    XCF32P

    Abstract: pcb footprint FS48, and FSG48 TANTALUM SMD CAPACITOR CROSS-REFERENCES XCP32P fpga JTAG Programmer Schematics XAPP986 VOG20 DS123 V020 XCF02S
    Text: Platform Flash PROM User Guide UG161 v1.4 October 17, 2008 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG161 XAPP544, XCF02S/XCF04S WP152, XAPP389, UG002, UG071, UG191, UG332, XCF32P pcb footprint FS48, and FSG48 TANTALUM SMD CAPACITOR CROSS-REFERENCES XCP32P fpga JTAG Programmer Schematics XAPP986 VOG20 DS123 V020 XCF02S

    on digital code lock using vhdl mini pr

    Abstract: XC2V3000-BG728 ternary content addressable memory VHDL XC2V6000-ff1152 TRANSISTOR 841 toshiba smd marking code transistor land pattern BGA 0,50 XC2V3000-FG676 BT 342 project smd marking code mfw
    Text: Virtex-II Platform FPGA User Guide R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. ASYL, FPGA Architect, FPGA Foundry, NeoCAD, NeoCAD EPIC, NeoCAD PRISM, NeoROUTE, Spartan, Timing Wizard, TRACE, Virtex, XACT, XILINX, XC2064, XC3090, XC4005, XC5210, and XC-DS501 are registered trademarks of Xilinx, Inc.


    Original     		PDF XC2064, XC3090, XC4005, XC5210, XC-DS501 on digital code lock using vhdl mini pr XC2V3000-BG728 ternary content addressable memory VHDL XC2V6000-ff1152 TRANSISTOR 841 toshiba smd marking code transistor land pattern BGA 0,50 XC2V3000-FG676 BT 342 project smd marking code mfw

    RAM16X8

    Abstract: verilog hdl code for triple modular redundancy 37101 verilog/verilog code for lvds driver xc2v3000fg sot 23-5 marking code H5 BT 342 project xc2v250cs144 XC2V3000FF1152 fpga JTAG Programmer Schematics
    Text: Virtex-II Platform FPGA Handbook R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. The shadow X shown above is a trademark of Xilinx, Inc. "Xilinx" and the Xilinx logo are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved.


    Original     		PDF XC2064, XC3090, XC4005, XC5210 RAM16X8 verilog hdl code for triple modular redundancy 37101 verilog/verilog code for lvds driver xc2v3000fg sot 23-5 marking code H5 BT 342 project xc2v250cs144 XC2V3000FF1152 fpga JTAG Programmer Schematics

    wireless power transfer using em waves matlab simulink

    Abstract: PCB mounted 230 V relay Virtex-II FF1152 Prototype Board sot 23-5 marking code H5 BT 342 project Chirp modulation ber performance vhdl code for TRAFFIC LIGHT CONTROLLER using stat Motorola diode SMD code B13 xilinx vhdl code for 555 timer MARKING SMD IC CODE 8-pin
    Text: Virtex-II Pro Platform FPGA Handbook UG012 v1.0 January 31, 2002 R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. The shadow X shown above is a trademark of Xilinx, Inc. "Xilinx" and the Xilinx logo are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved.


    Original     		PDF UG012 XC2064, XC3090, XC4005, XC5210 B-1972 wireless power transfer using em waves matlab simulink PCB mounted 230 V relay Virtex-II FF1152 Prototype Board sot 23-5 marking code H5 BT 342 project Chirp modulation ber performance vhdl code for TRAFFIC LIGHT CONTROLLER using stat Motorola diode SMD code B13 xilinx vhdl code for 555 timer MARKING SMD IC CODE 8-pin