PES24NT3
Abstract: 89HPES24NT3
Text: 89HPES24NT3 Product Brief 24-Lane 3-Port Non-Transparent PCI Express Switch Device Overview Flexible Architecture with Numerous Configuration Options – Port arbitration schemes utilizing round robin – Supports automatic per port link width negotiation x8, x4, x2,
|
Original
|
89HPES24NT3
24-Lane
32-bit
64-bit
89HPES24NT3
PES24NT3
PES24NT3
|
PDF
|
PES24NT3
Abstract: 89HPES24NT3 JESD-51
Text: 89HPES24NT3 Data Sheet 24-Lane 3-Port Non-Transparent PCI Express Switch ® Device Overview Flexible Architecture with Numerous Configuration Options – Port arbitration schemes utilizing round robin – Supports automatic per port link width negotiation x8, x4, x2,
|
Original
|
89HPES24NT3
24-Lane
32-bit
64-bit
BX420
420-ball
BXG420
24NT3
24-lane,
PES24NT3
89HPES24NT3
JESD-51
|
PDF
|
ejtag 2.0
Abstract: No abstract text available
Text: 89HPES16T4 Data Sheet 16-Lane 4-Port PCI Express Switch Preliminary Information* Device Overview Flexible Architecture with Numerous Configuration Options – Automatic per port link width negotiation to x8, x4, x2 or x1 – Automatic lane reversal on all ports
|
Original
|
16-Lane
89HPES16T4
PES16T4
16-lane,
BC484
484-ball
BCG484
ejtag 2.0
|
PDF
|
Lanes
Abstract: No abstract text available
Text: 89HPES24N3A Data Sheet 24-Lane 3-Port PCI Express Switch Preliminary Information* Device Overview Flexible Architecture with Numerous Configuration Options – Automatic per port link width negotiation to x8, x4, x2 or x1 – Automatic lane reversal on all ports
|
Original
|
24-Lane
89HPES24N3A
PES24N3A
24-lane,
BX420
420-ball
BXG420
24N3A
Lanes
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 89HPES24N3A Data Sheet 24-Lane 3-Port PCI Express Switch Preliminary Information* Device Overview Flexible Architecture with Numerous Configuration Options – Automatic per port link width negotiation to x8, x4, x2 or x1 – Automatic lane reversal on all ports
|
Original
|
24-Lane
89HPES24N3A
PES24N3A
24-lane,
BX420
420-ball
BXG420
24N3A
|
PDF
|
16B 1 EEPROM
Abstract: No abstract text available
Text: 89HPES16T4 Data Sheet 16-Lane 4-Port PCI Express Switch Preliminary Information* Device Overview Flexible Architecture with Numerous Configuration Options – Automatic per port link width negotiation to x8, x4, x2 or x1 – Automatic lane reversal on all ports
|
Original
|
16-Lane
89HPES16T4
PES16T4
16-lane,
BC484
484-ball
BCG484
16B 1 EEPROM
|
PDF
|
PES16T4
Abstract: 89PES16T4 BC484
Text: 89HPES16T4 Data Sheet 16-Lane 4-Port PCI Express Switch Preliminary Information* Device Overview Flexible Architecture with Numerous Configuration Options – Automatic per port link width negotiation to x8, x4, x2 or x1 – Automatic lane reversal on all ports
|
Original
|
16-Lane
89HPES16T4
PES16T4
16-lane,
BC484
484-ball
BCG484
89PES16T4
|
PDF
|
Untitled
Abstract: No abstract text available
Text: iC-TW4 PROGRAMMABLE INTERPOLATOR WITH AUTOMATIC OFFSET CORRECTION Rev C1, Page 1/15 FEATURES APPLICATIONS ♦ Realtime interpolation with selectable factors of x2, x4, x5, x8, x10, x16, x20, x25, x32, x50, x64 ♦ Differential signal and index gating inputs
|
Original
|
QFN24
TW41D
D-55294
|
PDF
|
ic-TW4
Abstract: 3 terminal hall effect rotary sensor c02 sensor G003 MV3100 MARK X32
Text: iC-TW4 PROGRAMMABLE INTERPOLATOR WITH AUTOMATIC OFFSET CORRECTION Rev D1, Page 1/14 FEATURES APPLICATIONS ♦ Realtime interpolation with selectable factors of x2, x4, x5, x8, x10, x16, x20, x25, x32, x50, x64 ♦ Differential signal and index gating inputs
|
Original
|
QFN24
TW41D
D-55294
ic-TW4
3 terminal hall effect rotary sensor
c02 sensor
G003
MV3100
MARK X32
|
PDF
|
u25 0501
Abstract: No abstract text available
Text: 89HPES24N3A Data Sheet 24-Lane 3-Port PCI Express Switch Preliminary Information* Device Overview Flexible Architecture with Numerous Configuration Options – Automatic per port link width negotiation to x8, x4, x2 or x1 – Automatic lane reversal on all ports
|
Original
|
24-Lane
89HPES24N3A
PES24N3A
24-lane,
BX420
420-ball
BXG420
24N3A
u25 0501
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 89HPES24NT3 Data Sheet 24-Lane 3-Port Non-Transparent PCI Express Switch Preliminary Information* Device Overview Flexible Architecture with Numerous Configuration Options – Port arbitration schemes utilizing round robin – Supports automatic per port link width negotiation x8, x4, x2,
|
Original
|
89HPES24NT3
24-Lane
32-bit
BX420
420-ball
BXG420
24NT3
24-lane,
89HPES24NT3ZABX
|
PDF
|
Untitled
Abstract: No abstract text available
Text: iC-TW4 PROGRAMMABLE INTERPOLATOR WITH AUTOMATIC OFFSET CORRECTION Rev D4, Page 1/14 FEATURES APPLICATIONS ♦ Realtime interpolation with selectable factors of x2, x4, x5, x8, x10, x16, x20, x25, x32, x50, x64 ♦ Differential signal and index gating inputs
|
Original
|
QFN24
TW41D
D-55294
|
PDF
|
ztx a11
Abstract: PES24NT3 PCIE SWITCH IDT 89HPES24NT3 IDT M22
Text: 89HPES24NT3 Data Sheet 24-Lane 3-Port Non-Transparent PCI Express Switch Preliminary Information* ® Device Overview Flexible Architecture with Numerous Configuration Options – Port arbitration schemes utilizing round robin – Supports automatic per port link width negotiation x8, x4, x2,
|
Original
|
89HPES24NT3
24-Lane
32-bit
64-bit
BX420
420-ball
BXG420
24NT3
24-lane,
ztx a11
PES24NT3
PCIE SWITCH IDT
89HPES24NT3
IDT M22
|
PDF
|
Untitled
Abstract: No abstract text available
Text: iC-TW4 PROGRAMMABLE INTERPOLATORliminar y WITH AUTOMATIC OFFSET CORRECTION pre Rev A2, Page 1/15 FEATURES APPLICATIONS ♦ Realtime interpolation with selectable factors of x2, x4, x5, x8, x10, x16, x20, x25, x32, x50, x64 ♦ Differential signal and index gating inputs
|
Original
|
QFN24,
QFN24
TW41D
D-55294
|
PDF
|
|
|
LGFP128-P-1818B
Abstract: MN102L2403 SB01
Text: □ MN102L2403 MN102L24Q3 [ES Engineering Sam ple availab le] • Type ■ ROM <x8-bit / x l 6-b it) RAM (x8-bit / x16-b it) ■ Minimum Instruction Execution Time 1 Interrupts M a xim u m 16M in total (Special Register 1K included) External ROM, RAM 3K
|
OCR Scan
|
MN102L2403_
MN102L2403
X16-bit)
20mhz)
02L22403
lqfp128-P-1818b
P30-SBOC
LGFP128-P-1818B
MN102L2403
SB01
|
PDF
|
MN102L2403
Abstract: No abstract text available
Text: □ MN102L2403 • Type 1 ROM x8-Bit/x16-Bit RAM (x8-Bit/x16-Bit) 1 Minimum Instruction Execution Time 1 Interrupts MN102L2403 [ES (Engineering Sample) available] Maximum 16 M in total (Special Register 1 K included) External ROM, RAM 3 K 100 ns (at 4.5 V to 5.5 V, 20 MHz)
|
OCR Scan
|
MN102L2403
x8-Bit/x16-Bit)
SYB2P56
SYA2P52
LQFP128-P-1818B
MN102L2403
|
PDF
|
qfp128p
Abstract: No abstract text available
Text: □ IVI N 1 020012A / 0012AFA / 0012-3V 1 Type M N 1 020012A | R O M x8-bit/x16-bit R A M (x8-bit/x16-bit) / 0 0 1 2 A F A / 0012-3V Maximum 16M In total (Special Register 1K, Reserve Space 3K included) External ROM, RAM | Minimum Instruction Execution Time
|
OCR Scan
|
20012A
0012AFA
012-3V
x8-bit/x16-bit)
MN1020012A
0012AFA
100ns
20MHz)
MN1020012-3V
qfp128p
|
PDF
|
ados
Abstract: A008 AD03 AD04 MN102L490A
Text: □ MN102L490A MN102L490A • Type 1 ROM x8-Bit/x16-Bit External 1 RAM (x8-Bit/x16-Bit) 3K 1 Minimum Instruction Execution Time M Interrupts With Main Clock operated: 100 ns (at 4.5 V to 5.5 V, 20 MHz) •RESET «Watchdog «Tim er Counter 0 to 5 • Timer Counter 6 to 7
|
OCR Scan
|
MN102L490A
x8-Bit/x16-Bit)
PX-ICE102LOO
PX-PRB102L49
P02D02
D09A009
WDOUTAN7P47
A16P40*
ados
A008
AD03
AD04
MN102L490A
|
PDF
|
MN1020012
Abstract: 0 - 9 counter MN1020012A MN1020012AFA QFP128-P-1818 0012AF voltage mode pwm controler
Text: □ MN1020012A / 0012AFA / 0012-3V I Type I IVIM10 2 0 0 1 2 A / 00 1 2 AFA / 0012-3V ROM x8-bit RAM (x8-bit / X16-bit M a xim u m 16M in to ta l (Special R egister 1 K, Reserve / x16-b it) External ROM, RAM I Minimum Instruction Execution Time I Interrupts
|
OCR Scan
|
MN1020012A
0012AFA
012-3V
x8-bit/x16-bit)
0012AFA
MN1020012
0 - 9 counter
MN1020012AFA
QFP128-P-1818
0012AF
voltage mode pwm controler
|
PDF
|
LQFP128-P-1818B
Abstract: LQFP128 P571 MN1021213
Text: □ M N 1 0 2 1 2 1 3 1 Type • ROM x8-bit 90K 1 RAM (x8-bit) 3K 1 Minimum Instruction Execution Time M N 1Q 21213 Processor Mode 200ns (at 2 .7 to 3 .6 V , 10M H z) (H ow ever, a w a it setting of 1 w ait o r m ore is required fo r p erip h era i-fu nctio n
|
OCR Scan
|
MN1021213
MN1Q21213
200ns
10MHz)
125ns
16MHz)
16MHz,
PX-ICE10200
PX-PRB1020013
EX1020013
LQFP128-P-1818B
LQFP128
P571
MN1021213
|
PDF
|
Untitled
Abstract: No abstract text available
Text: □ MN102L2403 M N 1 0 2 L 2 4 0 3 [ E S En g ine erin g S a m p le available] • Type Maximum 16M in total (Special Register 1K included) External ROM, RAM 3K 1 R O M (x8 -b it/x16 -b it) R A M (x8 -b it/x 16 -b it) 100ns (at 4.5 to 5.5V, 20MHz) 1 M in im um Instruction Execution Tim e
|
OCR Scan
|
MN102L2403
it/x16
100ns
20MHz)
LQFP128-P-181
|
PDF
|
MN102LP36K
Abstract: l36Z
Text: □ MN102LP36K / L36K / LP36Z / L36Z / LP36G / L36G / LP36D / L36D / L360C MN102LP36K / L36K / LP36Z / L36Z / LP36G / L36G / LP36D / L36D / L360C ES samples are available for the LP36Z and L36Z. The others are under development. I Type 1 ROM (x8-bit •
|
OCR Scan
|
MN102LP36K
LP36Z
LP36G
LP36D
L360C
l36Z
|
PDF
|
Untitled
Abstract: No abstract text available
Text: □ MN102LP36K / L36K / LP36Z / L36Z / LP36G / L36G / LP36D / L36D / L360C 1 Type • ROM x8-bit/x16-bit MN102LP36K / L36K / LP36Z / L36Z / LP36G / L36G / LP36D / L36D / L36QC (ES samples are available for the LP36Z and L36Z. The others are under development.)
|
OCR Scan
|
MN102LP36K
/L36K
/LP36Z
/L36Z
/LP36G
/L36G
/LP36D
/L36D
/L360C
x8-bit/x16-bit)
|
PDF
|
OK-32K
Abstract: 28K1 D09AD
Text: □ MN102LP36K /L36K /LP36Z /L36Z /LP36G /L36G /LP36D /L36D /L360C |Type MN102LP36K / L36K / LP36Z / L36Z / LP36G / L36G / LP36D / L36D / L360C For MN102L360C are in production. LP36Z and L36Z, ES are available. The others are under development. | ROM (x8-bit/x16-bit)
|
OCR Scan
|
MN102LP36K
/L36K
/LP36Z
/L36Z
/LP36G
/L36G
/LP36D
/L36D
/L360C
OK-32K
28K1
D09AD
|
PDF
|
