Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    WISHBONE INTERFACE Search Results

    WISHBONE INTERFACE Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TB67S539FTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver/Bipolar Type/Vout(V)=40/Iout(A)=2/Clock Interface Visit Toshiba Electronic Devices & Storage Corporation
    TB67S141AFTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver/Unipolar Type/Vout(V)=84/Iout(A)=3/Phase Interface Visit Toshiba Electronic Devices & Storage Corporation
    TB67S149AFTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver/Unipolar Type/Vout(V)=84/Iout(A)=3/Clock Interface Visit Toshiba Electronic Devices & Storage Corporation
    TB67S549FTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver/Bipolar Type/Vout(V)=40/Iout(A)=1.5/Clock Interface Visit Toshiba Electronic Devices & Storage Corporation
    DCL541A01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=3:1) / Default Output Logic: Low / Input disable Visit Toshiba Electronic Devices & Storage Corporation

    WISHBONE INTERFACE Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    block diagram UART using VHDL

    Abstract: wishbone interface for UART LCMXO2-1200HC-4TG144C FSM VHDL interface of rs232 to UART in VHDL LFXP2-5E-5TN144C Lattice LFXP2 NS16450 RD1042 uart verilog testbench
    Text: WISHBONE UART November 2010 Reference Design RD1042 Introduction The Lattice WISHBONE UART provides an interface between the WISHBONE UART system bus and an RS232 serial communication channel. Figure 1 shows the major blocks implemented in the UART in non-FIFO mode. This UART reference design contains a receiver and a transmitter. The receiver performs serial-to-parallel conversion on the asynchronous data


    Original     		PDF RD1042 RS232 LatticeMico32 1-800-LATTICE block diagram UART using VHDL wishbone interface for UART LCMXO2-1200HC-4TG144C FSM VHDL interface of rs232 to UART in VHDL LFXP2-5E-5TN144C Lattice LFXP2 NS16450 RD1042 uart verilog testbench

    wishbone

    Abstract: No abstract text available
    Text: LatticeMico Slave Passthrough The LatticeMico slave passthrough provides a data path between the internal WISHBONE bus and the external WISHBONE slave devices. Version This document describes the 3.2 version of the LatticeMico slave passthrough. Functional Description


    Original     		PDF

    ICE40 lattice

    Abstract: wishbone
    Text: LatticeMico Master Passthrough The LatticeMico master passthrough provides a data path between the internal WISHBONE bus and the external WISHBONE master devices. Version This document describes the 3.2 version of the LatticeMico master passthrough. Functional Description


    Original     		PDF

    vhdl spi interface wishbone

    Abstract: verilog code for 8 bit shift register theory VHDL code for slave SPI with FPGA wishbone rev. b LC4256ZE wishbone 4000ZE M68HC11 vhdl code for spi controller implementation on vhdl code for 8 bit shift register
    Text: SPI WISHBONE Controller November 2010 Reference Design RD1044 Introduction The Serial Peripheral Interface SPI bus provides an industry standard interface between microprocessors and other devices as shown in Figure 1. This reference design documents a SPI WISHBONE controller designed to


    Original     		PDF RD1044 32-Bit 32-bit vhdl spi interface wishbone verilog code for 8 bit shift register theory VHDL code for slave SPI with FPGA wishbone rev. b LC4256ZE wishbone 4000ZE M68HC11 vhdl code for spi controller implementation on vhdl code for 8 bit shift register

    wishbone

    Abstract: Supercool siliconblue memory_passthru
    Text: LatticeMico Memory Passthrough The LatticeMico memory passthrough provides a data path between the internal WISHBONE bus and the external WISHBONE memory devices. Version This document describes the 3.0 version of the LatticeMico memory passthrough. Functional Description


    Original     		PDF

    wishbone

    Abstract: spi flash controller
    Text: LatticeMico SPI Flash Controller The LatticeMico Serial Peripheral Interface SPI flash controller is a WISHBONE slave device that provides an industry-standard interface between a central processing unit (CPU) and an off-chip SPI flash memory device. The controller has two separate WISHBONE slave ports: Port S and


    Original     		PDF

    Sdr sdram controller

    Abstract: ICE65 wishbone Supercool 25 1/JESD21-C sdr sdram
    Text: LatticeMico SDR SDRAM Controller The LatticeMico SDR SDRAM controller has a WISHBONE slave port to enable the WISHBONE master in the platform to gain access to the SDRAM memory. Version This document describes the 3.7 version of the LatticeMico SDR SDRAM controller.


    Original     		PDF 100-s Sdr sdram controller ICE65 wishbone Supercool 25 1/JESD21-C sdr sdram

    addersubtractor

    Abstract: adder-subtractor design isplever 2.0 release note, ispvm
    Text: LatticeMico Timer The LatticeMico timer is a highly configurable countdown timer with a WISHBONE-compliant slave interface compatible with the LatticeMico32 microprocessor. Version This document describes the 3.0 version formerly the 7.0 SP2 version of the


    Original     		PDF LatticeMico32 addersubtractor adder-subtractor design isplever 2.0 release note, ispvm

    Untitled

    Abstract: No abstract text available
    Text: LatticeMico Asynchronous SRAM Controller The LatticeMico asynchronous SRAM controller is a slave device for the WISHBONE architecture. It interfaces to an industry-standard asynchronous SRAM device. Version This document describes the 3.2 version of the LatticeMico asynchronous


    Original     		PDF 32-bit

    ICE40 lattice

    Abstract: ispLEVER classic 1.2 memory controller ICE40 FPGA wishbone
    Text: LatticeMico Dual-Port On-Chip Memory Controller The LatticeMico dual-port on-chip memory controller provides two slave interfaces to the WISHBONE bus master ports that allow the ports to access the Lattice Semiconductor FPGA embedded block RAMs EBRs . The


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: LatticeMico Parallel Flash Controller The LatticeMico parallel flash memory controller is a slave device for the WISHBONE architecture. It is used to interface with a parallel flash device that is compliant with the common flash memory interface CFI . Version


    Original     		PDF

    wishbone

    Abstract: LFXP2-5E-5QN208C Lattice LFXP2 wishbone interface LFXP2-5E versatile interface adapter 58NA
    Text: LatticeMico8 to WISHBONE Interface Adapter February 2010 Reference Design RD1043 Introduction The LatticeMico8 8-bit microcontroller is an open IP licensed core that is easily configured for FPGA devices. This versatile microcontroller provides a wide range of capabilities with minimal device resources.


    Original     		PDF RD1043 1-800-LATTICE wishbone LFXP2-5E-5QN208C Lattice LFXP2 wishbone interface LFXP2-5E versatile interface adapter 58NA

    LCMXO2-1200HC-4TG100C

    Abstract: LCD module in VHDL LFXP2-5E-5TN144C lcd module verilog "1 wire slave interface" verilog wishbone vhdl for lcd lfxp25e5tn144c Driver/S6A0069 LCMXO2280C-3T100C
    Text: WISHBONE-Compatible LCD Controller November 2010 Reference Design RD1053 Introduction Liquid Crystal Display LCD is a flat display device used in many electronic products. These slim and thin packages, known for their low power characteristics, are an excellent choice for consumer applications. LCD devices


    Original     		PDF RD1053 LFXP2-5E-5TN144C, 1-800-LATTICE LCMXO2-1200HC-4TG100C LCD module in VHDL LFXP2-5E-5TN144C lcd module verilog "1 wire slave interface" verilog wishbone vhdl for lcd lfxp25e5tn144c Driver/S6A0069 LCMXO2280C-3T100C

    wishbone

    Abstract: No abstract text available
    Text: LatticeMico On-Chip Memory Controller The LatticeMico on-chip memory controller provides a slave interface to the WISHBONE bus master ports that allow them access to the Lattice Semiconductor FPGA embedded block RAMs EBRs . The on-chip memory controller automatically instantiates the EBR using the parameterized module


    Original     		PDF 32-bit 32bit 16-bit wishbone

    NOR flash controller vhdl code

    Abstract: NOR Flash read cycle flash controller verilog code NOR Flash verilog code for Flash controller "NOR Flash" 0x555 wishbone RD1087 verilog code for NOR Flash controller
    Text: NOR Flash Memory Controller with WISHBONE Interface November 2010 Reference Design RD1087 Introduction NOR Flash memory provides random access capabilities to read and write data in specific locations in the memory without having to access the memory in sequential mode. Its high-speed read capacity allows the NOR Flash


    Original     		PDF RD1087 LCMXO1200C-3T144C, 1-800-LATTICE NOR flash controller vhdl code NOR Flash read cycle flash controller verilog code NOR Flash verilog code for Flash controller "NOR Flash" 0x555 wishbone RD1087 verilog code for NOR Flash controller

    ispPAC

    Abstract: EFB 45
    Text: LatticeMico EFB The LatticeMico EFB is a hard architectural block that is known as the Embedded Function Block EFB . The EFB includes a Serial Peripheral Interface (SPI), two I2Cs, and a timer/counter peripheral. All of these hard IP peripherals are contained in the EFB block, will connect to the WISHBONE


    Original     		PDF

    LatticeMico32

    Abstract: No abstract text available
    Text: LatticeMico GPIO The LatticeMico GPIO is a general-purpose input/output core that provides a memory-mapped interface between a WISHBONE slave port and generalpurpose I/O ports. The I/O ports can connect to either on-chip or off-chip logic. Version This document describes the 3.4 version of the LatticeMico GPIO.


    Original     		PDF

    verilog code for i2s bus

    Abstract: I2S bus specification LCMXO2-1200HC-4TG100 i2s RECEIVER LCMXO2-1200HC-4TG100C wishbone philips I2S bus specification LCMXO1200C-3T100C lcmxo2-1200 verilog i2s
    Text: I2S Controller with WISHBONE Interface November 2010 Reference Design RD1101 Introduction The I2S bus Inter-IC Sound bus is a 3-wire, half-duplex serial link for connecting digital audio devices in an electronic system. The bus handles audio data and clocks separately to minimize jitter that may cause data distortion in


    Original     		PDF RD1101 1-800-LATTICE verilog code for i2s bus I2S bus specification LCMXO2-1200HC-4TG100 i2s RECEIVER LCMXO2-1200HC-4TG100C wishbone philips I2S bus specification LCMXO1200C-3T100C lcmxo2-1200 verilog i2s

    wishbone

    Abstract: genesys virtex 5
    Text: Compliant with PCI Express Base Specification 1.1 CPXP-EP PCI Express Endpoint Controller Core with SoC Bridge Extensions for AHB, AXI and Wishbone Implements a PCI Express endpoint controller that is compliant with PCI Express Base specification 1.1, including the Transaction, Data Link, and Physical protocol layers. It


    Original     		PDF 250MB/s wishbone genesys virtex 5

    PCI AHB DMA

    Abstract: tsmc 0.18 axi bridge
    Text: Compliant with PCI Express Base Specification 1.1 CPXP-EP PCI Express Endpoint Controller Core with SoC Bridge Extensions for AHB, AXI and Wishbone Implements a PCI Express endpoint controller that is compliant with PCI Express Base specification 1.1, including the Transaction, Data Link, and Physical protocol layers. It


    Original     		PDF 250MB/s PCI AHB DMA tsmc 0.18 axi bridge

    Untitled

    Abstract: No abstract text available
    Text: Compliant with PCI Express Base Specification 1.1 CPXP-EP PCI Express Endpoint Controller Megafunction with SoC Bridge Extensions for AHB, AXI and Wishbone Implements a PCI Express endpoint controller that is compliant with PCI Express Base specification 1.1, including the Transaction, Data Link, and Physical protocol layers. It


    Original     		PDF 250MB/s

    ATA hard disk controller

    Abstract: HARD DISK diagram RD1095
    Text: IDE/ATA Interface Controller with WISHBONE June 2010 Reference Design RD1095 Introduction Integrated Drive Electronics IDE is one of the most popular data bus interfaces for PCs. The IDE interface links a computer motherboard’s data paths to the computer’s disk storage devices. This interface is known by many different names including ATA, ATA/ATAPI, and EIDE. Although the IDE controller is built into the hard drive, an interface


    Original     		PDF RD1095 LCMXO2280C-5FT324C, 1-800-LATTICE ATA hard disk controller HARD DISK diagram RD1095

    wishbone rev. b

    Abstract: wishbone verilog code for pci to pci bridge verilog hdl code for parity generator RD1008
    Text: PCI/WISHBONE Bridge January 2010 Reference Design RD1045 Introduction PCI Local Bus is an industrial standard developed to seamlessly integrate modern embedded applications into complex systems. Features include a well-documented standard supported by a special interest group and the performance of a 33 MHz, 32-bit version of the specification reaching 132 Mbytes per second at its peak transfer rate.


    Original     		PDF RD1045 32-bit RD1008 33MHz, 1-800-LATTICE wishbone rev. b wishbone verilog code for pci to pci bridge verilog hdl code for parity generator RD1008

    1000BASE-T2

    Abstract: MDIO clause 22 clause 22 phy registers wishbone RD1074 MDIO MDIO controller 3 to 8 bit decoder vhdl IEEE format LCMXO640C-4T100C 100Base-T2
    Text: Accessing Control Registers Through the MDIO Bus February 2010 Reference Design RD1074 Introduction Management Data Input/Output Interfaces, or MDIO, are specified in the IEEE 802.3 standard. Their primary application is to provide a Serial Management Interface SMI to transfer management data between an Ethernet Media


    Original     		PDF RD1074 LCMXO640C-4T100C 1-800-LATTICE 1000BASE-T2 MDIO clause 22 clause 22 phy registers wishbone RD1074 MDIO MDIO controller 3 to 8 bit decoder vhdl IEEE format 100Base-T2