Untitled
Abstract: No abstract text available
Text: P R E L IM IN A R Y Ultra37512V UltraLogic 3.3V 512-Macrocell ISR™ CPLD — tPD = 15 ns Features • 512 macrocells in 32 logic blocks • 3.3V In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming — Design changes don’t cause pinout changes
|
OCR Scan
|
Ultra37512V
512-Macrocell
IEEE1149
|
PDF
|
NCL025
Abstract: No abstract text available
Text: •■■■■■■\fct>cw.-. s a s iâ s ^ 5^” .w s & v PRELIMINARY _ . "T U ltra 3 7 5 1 2 UltraLogic 512-Macrocell ISR™ CPLD Features • • • • • 512 macrocells in 32 logic blocks • In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming
|
OCR Scan
|
512-Macrocell
IEEE1149
NCL025
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Si CYPRESS PRELIMINARY Ultra37512 UltraLogic 512-Macrocell ISR™ CPLD Features — tco = 6 ns • 512 macrocells in 32 logic blocks • In-System Reprogram mable™ ISR™ — JTAG-compliant on-board programming — Design changes don’t cause pinout changes
|
OCR Scan
|
Ultra37512
512-Macrocell
2641/Os
IEEE1149
208-pinsp
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PREUM INAm Ultra37512 UltraLogic 512-Macrocell ISR™ CPLD — t co = 6 n s Features P ro d uct-term clo ckin g • 512 m a cro c ells in 32 logic blocks IEEE1149.1 JTAG b o u n d a ry scan • In-S ystem R e p ro g ra m m ab le ™ IS R ™ P ro g ram m a b le slew rate co n tro l on ind ividu al l/O s
|
OCR Scan
|
Ultra37512
512-Macrocell
IEEE1149
|
PDF
|
U208
Abstract: O15Z ol87 o1m 147 Y37512P208
Text: 3 r CYPRESS PRELIMINARY Ultra37512 UltraLogic 512-Macrocell ISR™ CPLD Features • 512 macrocells in 32 logic blocks • In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming — Design changes don’t cause pinout changes — Design changes don’t cause timing changes
|
OCR Scan
|
Ultra37512
512-Macrocell
IEEE1149
208-pin
256/352-lead
U208
O15Z
ol87
o1m 147
Y37512P208
|
PDF
|
