TZX18B
Abstract: TZX 16 C
Text: TZX._ Vishay Telefunken Silicon Epitaxial Planar Z-Diodes Features • Very sharp reverse characteristic • Low reverse current level • Very high stability • Low noise • Available with tighter tolerances Applications Voltage stabilization
|
OCR Scan
|
200mz
01-Apr-99
TZX18B
TZX 16 C
|
PDF
|
btzx15
Abstract: TZX12B tzx6v8b
Text: Tem ic Semiconductors Silicon Epitaxial Planar Z-Diodes Features • • • • • Very sharp reverse characteristic Low reverse current level Very high stability Low noise Available with tighter tolerances Applications 94 9367 Voltage stabilization Absolute Maximum Ratings
|
OCR Scan
|
200mA
D-74025
10-Mar-97
btzx15
TZX12B
tzx6v8b
|
PDF
|
TZX33
Abstract: Telefunken tk 19 TZX10 TZX11 TZX12 TZX13 TZX14 TZX15 TZX16 TZX18
Text: TZX. Silicon Epitaxial Planar Z–Diodes Features D D D D D Very sharp reverse characteristic Low reverse current level Very high stability Low noise Available with tighter tolerances Applications 94 9367 Voltage stabilization Absolute Maximum Ratings Tj = 25_C
|
Original
|
D-74025
10-Mar-97
TZX33
Telefunken tk 19
TZX10
TZX11
TZX12
TZX13
TZX14
TZX15
TZX16
TZX18
|
PDF
|
Untitled
Abstract: No abstract text available
Text: _ TZX. Vishay Telefunken Silicon Epitaxial Planar Z-Diodes Features • Very sharp reverse characteristic • Low reverse current level • Very high stability • Low noise • Available with tighter tolerances ^1# Applications 94 9367 Voltage stabilization
|
OCR Scan
|
01-Apr-99
|
PDF
|
TZX24X
Abstract: TZX27B TZX10A TZX10B TZX10C TZX10D TZX11A TZX11B TZX11C TZX11D
Text: TZX. Vishay Semiconductors Silicon Epitaxial Planar Z–Diodes Features D Very sharp reverse characteristic D Low reverse current level D Very high stability D Low noise D Available with tighter tolerances Applications 94 9367 Voltage stabilization Order Instruction
|
Original
|
D-74025
08-Aug-02
TZX24X
TZX27B
TZX10A
TZX10B
TZX10C
TZX10D
TZX11A
TZX11B
TZX11C
TZX11D
|
PDF
|
TZX27B
Abstract: TZX10A TZX10B TZX10C TZX10D TZX11A TZX11B TZX11C TZX11D TZX12A
Text: TZX. Vishay Semiconductors Silicon Epitaxial Planar Z–Diodes Features D Very sharp reverse characteristic D Low reverse current level D Very high stability D Low noise D Available with tighter tolerances Applications 94 9367 Voltage stabilization Order Instruction
|
Original
|
D-74025
08-Aug-02
TZX27B
TZX10A
TZX10B
TZX10C
TZX10D
TZX11A
TZX11B
TZX11C
TZX11D
TZX12A
|
PDF
|
9607
Abstract: No abstract text available
Text: TZX. Vishay Telefunken Silicon Epitaxial Planar Z–Diodes Features D D D D D Very sharp reverse characteristic Low reverse current level Very high stability Low noise Available with tighter tolerances Applications 94 9367 Voltage stabilization Absolute Maximum Ratings
|
Original
|
200mA
D-74025
13-Nov-98
9607
|
PDF
|
TZX 214 transistor
Abstract: 7480 full adder 1 bit MAX4967 EP1S60 SSTL-18
Text: 4. DC & Switching Characteristics S51004-3.4 Stratix devices are offered in both commercial and industrial grades. Industrial devices are offered in -6 and -7 speed grades and commercial devices are offered in -5 fastest , -6, -7, and -8 speed grades. This section
|
Original
|
S51004-3
TZX 214 transistor
7480 full adder 1 bit
MAX4967
EP1S60
SSTL-18
|
PDF
|
7274ns
Abstract: HC1S60 SSTL-18 TZX. Series
Text: 4. Operating Conditions H51005-3.4 Recommended Operating Conditions Tables 4–1 through 4–3 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.5-V HardCopy Stratix® devices.
|
Original
|
H51005-3
7274ns
HC1S60
SSTL-18
TZX. Series
|
PDF
|
HC1S60
Abstract: SSTL-18 7274ns
Text: 12. Operating Conditions H51005-3.3 Recommended Operating Conditions Tables 12–1 through 12–3 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.5-V HardCopy Stratix® devices.
|
Original
|
H51005-3
HC1S60
SSTL-18
7274ns
|
PDF
|
Stratix 8300
Abstract: 484-pin BGA 4008 adders EP1S60
Text: Stratix December 2002, ver. 3.0 Introduction Preliminary Information Features. Data Sheet The StratixTM family of FPGAs is based on a 1.5-V, 0.13-µm, all-layer copper SRAM process, with densities up to 114,140 logic elements LEs and up to 10 Mbits of RAM. Stratix devices offer up to 28 digital signal
|
Original
|
420-MHz
Stratix 8300
484-pin BGA
4008 adders
EP1S60
|
PDF
|
logic diagram to setup adder and subtractor
Abstract: AMPP biasing circuit circuit diagram of inverting adder CMOS Logic Family Specifications logic family specification programmable logic controller timers application EP1S60
Text: Stratix February 2002, ver. 1.0 Introduction Preliminary Information Features. Data Sheet The Stratix family of programmable logic devices PLDs is based on a 1.5-V, 0.13-µm, all-layer copper SRAM process, with densities up to 114,140 logic elements (LEs) and up to 10 Mbits of RAM. Stratix devices
|
Original
|
420-MHz
logic diagram to setup adder and subtractor
AMPP biasing circuit
circuit diagram of inverting adder
CMOS Logic Family Specifications
logic family specification
programmable logic controller timers application
EP1S60
|
PDF
|
diode jd 4.7-16
Abstract: MA4001
Text: Stratix Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com S5V1-1.2 Copyright 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
166-MHz
diode jd 4.7-16
MA4001
|
PDF
|
CY7C344B-15HC
Abstract: CY7C344B-15PC 74HC CY7C344B C344B
Text: CY7C344B 32-Macrocell MAX EPLD Features densest EPLD of this size. Eight dedicated inputs and 16 bidirectional I/O pins communicate to one logic array block. In the CY7C344B LAB there are 32 macrocells and 64 expander product terms. When an I/O macrocell is used as an input, two
|
Original
|
CY7C344B
32-Macrocell
CY7C344B
65-micron
CY7C344B-15HC
CY7C344B-15PC
74HC
C344B
|
PDF
|
|
|
74HC
Abstract: CY7C344B
Text: 44B CY7C344B 32-Macrocell MAX EPLD Features densest EPLD of this size. Eight dedicated inputs and 16 bidirectional I/O pins communicate to one logic array block. In the CY7C344B LAB there are 32 macrocells and 64 expander product terms. When an I/O macrocell is used as an input, two
|
Original
|
CY7C344B
32-Macrocell
CY7C344B
65-micron
74HC
|
PDF
|
CY7C343B
Abstract: c343b cy7c343b-25hc
Text: CY7C343B 64-Macrocell MAX EPLD Features The CY7C343B contains 64 highly flexible macrocells and 128 expander product terms. These resources are divided into four Logic Array Blocks LABs connected through the Programmable Inter-connect Array (PIA). There are 8 input pins, one that
|
Original
|
CY7C343B
64-Macrocell
CY7C343B
65-micron
44-pin
c343b
cy7c343b-25hc
|
PDF
|
CY7C343B
Abstract: No abstract text available
Text: 43B CY7C343B 64-Macrocell MAX EPLD Features The CY7C343B contains 64 highly flexible macrocells and 128 expander product terms. These resources are divided into four Logic Array Blocks LABs connected through the Programmable Inter-connect Array (PIA). There are 8 input pins, one
|
Original
|
CY7C343B
64-Macrocell
CY7C343B
65-micron
44-pin
|
PDF
|
TZX 214 transistor
Abstract: EP1S60
Text: Section I. Stratix Device Family Data Sheet This section provides the data sheet specifications for Stratix devices. They contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference to power
|
Original
|
|
PDF
|
CY7C343B
Abstract: No abstract text available
Text: 43B CY7C343B 64-Macrocell MAX EPLD Features The CY7C343B contains 64 highly flexible macrocells and 128 expander product terms. These resources are divided into four Logic Array Blocks LABs connected through the Programmable Inter-connect Array (PIA). There are 8 input pins, one
|
Original
|
CY7C343B
64-Macrocell
CY7C343B
65-micron
44-pin
|
PDF
|
7C342B
Abstract: 68-PIN CY7C342B k941
Text: 7C342B:11/91 Revision: July 19, 2000 CY7C342B 128-Macrocell MAX EPLD Features The 128 macrocells in the CY7C342B are divided into 8 Logic Array Blocks LABs , 16 per LAB. There are 256 expander product terms, 32 per LAB, to be used and shared by the macrocells within each LAB.
|
Original
|
7C342B
CY7C342B
128-Macrocell
CY7C342B
65-micron
68-pin
k941
|
PDF
|
circuit diagram of inverting adder
Abstract: EP1S60 S51005-2 PN 0506
Text: Section I. Stratix Device Family Data Sheet This section provides the data sheet specifications for Stratix devices. They contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference to power
|
Original
|
|
PDF
|
CY7C342B-25jc
Abstract: 68-PIN CY7C342B K941
Text: CY7C342B 128-Macrocell MAX EPLD Features The 128 macrocells in the CY7C342B are divided into 8 Logic Array Blocks LABs , 16 per LAB. There are 256 expander product terms, 32 per LAB, to be used and shared by the macrocells within each LAB. • • • •
|
Original
|
CY7C342B
128-Macrocell
CY7C342B
65-micron
68-pin
CY7C342B-25jc
K941
|
PDF
|
68-PIN
Abstract: CY7C342B
Text: 42B CY7C342B 128-Macrocell MAX EPLD Features The 128 macrocells in the CY7C342B are divided into 8 Logic Array Blocks LABs , 16 per LAB. There are 256 expander product terms, 32 per LAB, to be used and shared by the macrocells within each LAB. • • •
|
Original
|
CY7C342B
128-Macrocell
CY7C342B
65-micron
68-pin
|
PDF
|
EP1S60
Abstract: "Single-Port RAM"
Text: Chapter 1. Introduction S51001-3.1 Introduction The Stratix family of FPGAs is based on a 1.5-V, 0.13-µm, all-layer copper SRAM process, with densities of up to 79,040 logic elements LEs and up to 7.5 Mbits of RAM. Stratix devices offer up to 22 digital signal
|
Original
|
S51001-3
420-MHz
EP1S60
"Single-Port RAM"
|
PDF
|
