MR29
Abstract: DNC3X3625 MR20 MR21 MR30 MR31 "network interface cards"
Text: Advance Data Sheet March 2000 DNC3X3625 Hex 10/100 Mbits/s Ethernet Transceiver Macrocell Features Hex 100 Mbits/s FX Transceiver Hex 10 Mbits/s Transceiver • Compatible with IEEE 802.3u 100Base-FX standard. ■ DSP based. ■ ■ Compatible with IEEE * 802.3 10Base-T standard
|
Original
|
DNC3X3625
100Base-FX
10Base-T
10Base-T.
DS00-078LAN
MR29
DNC3X3625
MR20
MR21
MR30
MR31
"network interface cards"
|
PDF
|
DMO11
Abstract: DMO10 0X00 GR-253 GR-499-CORE XRT73R12 XRT73R12IB em7 120 cc11r
Text: XRT73R12 PRELIMINARY TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT OCTOBER 2003 REV. P1.0.3 GENERAL DESCRIPTION The XRT73R12 provides a Parallel Microprocessor Interface for programming and control. The XRT73R12 is a twelve channel fully integrated Line Interface Unit LIU featuring EXAR’s R3
|
Original
|
XRT73R12
XRT73R12
DMO11
DMO10
0X00
GR-253
GR-499-CORE
XRT73R12IB
em7 120
cc11r
|
PDF
|
chn 834
Abstract: CHN 833 CR69 0X00 GR-253 GR-499-CORE XRT75R12D XRT75R12DIB CHN 703 GR-253 J0 byte length 14
Text: XRT75R12D TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DECEMBER 2006 REV. 1.0.1 GENERAL DESCRIPTION The XRT75R12D is a twelve channel fully integrated Line Interface Unit LIU featuring EXAR’s R3 Technology (Reconfigurable, Relayless Redundancy)
|
Original
|
XRT75R12D
XRT75R12D
chn 834
CHN 833
CR69
0X00
GR-253
GR-499-CORE
XRT75R12DIB
CHN 703
GR-253 J0 byte length 14
|
PDF
|
CHN 703
Abstract: diode ja8 75R12 AS11D eh3 encoder DMO10 DMO11 JA8R GR-253 GR-499-CORE
Text: XRT75R12 PRELIMINARY TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR OCTOBER 2003 REV. P1.0.2 GENERAL DESCRIPTION attenuator performance meets the ETSI TBR-24 and Bellcore GR-499 specifications. The XRT75R12 is a twelve channel fully integrated
|
Original
|
XRT75R12
TBR-24
GR-499
XRT75R12
CHN 703
diode ja8
75R12
AS11D
eh3 encoder
DMO10
DMO11
JA8R
GR-253
GR-499-CORE
|
PDF
|
ST CHN 703
Abstract: chn 53 b CHN 703 1117 3.3 diode ja8 jA8 find its figure 0X00 GR-253 GR-499-CORE XRT75R12
Text: XRT75R12 TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER OCTOBER 2007 REV. 1.0.4 GENERAL DESCRIPTION attenuator performance meets the ETSI TBR-24 and Bellcore GR-499 specifications. The XRT75R12 is a twelve channel fully integrated Line Interface Unit LIU featuring EXAR’s R3
|
Original
|
XRT75R12
TBR-24
GR-499
XRT75R12
ST CHN 703
chn 53 b
CHN 703
1117 3.3
diode ja8
jA8 find its figure
0X00
GR-253
GR-499-CORE
|
PDF
|
ST CHN 703
Abstract: chn 823 as11d DMO11 DMO10 LSE B3 transformer 0X00 GR-253 GR-499-CORE XRT75R12
Text: XRT75R12 TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER JUNE 2007 REV. 1.0.3 GENERAL DESCRIPTION attenuator performance meets the ETSI TBR-24 and Bellcore GR-499 specifications. The XRT75R12 is a twelve channel fully integrated Line Interface Unit LIU featuring EXAR’s R3
|
Original
|
XRT75R12
TBR-24
GR-499
XRT75R12
XRT75
ST CHN 703
chn 823
as11d
DMO11
DMO10
LSE B3 transformer
0X00
GR-253
GR-499-CORE
|
PDF
|
IN125
Abstract: TP-LINK DNC3X3125 MR20 MR21 MR30 MR31 MR28-Device-Specific mr31-device-specific mr31devicespecific
Text: Advance Data Sheet March 2000 DNC3X3125 10/100 Mbits/s Ethernet Transceiver Macrocell Features 100 Mbits/s FX Transceiver 10 Mbits/s Transceiver • Compatible with IEEE 802.3u 100Base-FX standard. ■ DSP based. ■ ■ Compatible with IEEE * 802.3 10Base-T standard
|
Original
|
DNC3X3125
100Base-FX
10Base-T
10Base-T.
DS00-079LAN
DS99-161LAN)
IN125
TP-LINK
DNC3X3125
MR20
MR21
MR30
MR31
MR28-Device-Specific
mr31-device-specific
mr31devicespecific
|
PDF
|
chn 720
Abstract: chn 834 CR170 GR-253 J0 byte length 14
Text: XRT75R12D TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET APRIL 2006 REV. 1.0.1 GENERAL DESCRIPTION The XRT75R12D is a twelve channel fully integrated Line Interface Unit LIU featuring EXAR’s R3 Technology (Reconfigurable, Relayless Redundancy)
|
Original
|
XRT75R12D
XRT75R12D
chn 720
chn 834
CR170
GR-253 J0 byte length 14
|
PDF
|
ym 6631
Abstract: carrier ahu USB ethernet bridge usb to parallel IEEE1284 centronics diagram M1284H uart baud rate spear CP15 IEEE1284 MAC110 SPEAR-07-NC03
Text: SPEAR-07-NC03 Ethernet Communication Controller with USB-Host Features • Based on ARM720T 8K Caches and MMU included ■ Support a 10/100 Mbits/s Ethernet connection (IEEE802.3) ■ Full-Speed USB Host Controller, supports 12Mbit/s Full Speed Devices ■
|
Original
|
SPEAR-07-NC03
ARM720T
IEEE802
12Mbit/s
115KBaud
LFBGA180
12x12x1
IEEE1284
12x12mm
25MHz
ym 6631
carrier ahu
USB ethernet bridge
usb to parallel IEEE1284 centronics diagram
M1284H
uart baud rate spear
CP15
MAC110
SPEAR-07-NC03
|
PDF
|
BF 178 TO-39 CASE connection
Abstract: bit3111 RWR-79 BAX22
Text: SPEAR-07-NC03 Ethernet Communication Controller with USB-Host Features • Based on ARM720T 8K Caches and MMU included ■ Support a 10/100 Mbits/s Ethernet connection (IEEE802.3) ■ Full-Speed USB Host Controller, supports 12Mbit/s Full Speed Devices ■
|
Original
|
SPEAR-07-NC03
ARM720T
IEEE802
12Mbit/s
115KBaud
IEEE1284
25MHz
48MHz
LFBGA180
BF 178 TO-39 CASE connection
bit3111
RWR-79
BAX22
|
PDF
|
bit 3102
Abstract: 0x30000020 LDR 7MM
Text: SPEAR-07-NC03 Ethernet Communication Controller with USB-Host PRELIMINARY DATA Features • Based on ARM720T 8K Caches and MMU included ■ Support a 10/100 Mbits/s Ethernet connection (IEEE802.3) ■ USB 2.0 Host Controller, supports 12Mbit/s Full Speed Devices
|
Original
|
SPEAR-07-NC03
ARM720T
IEEE802
12Mbit/s
115KBaud
IEEE1284
25MHz
48MHz
LFBGA180
bit 3102
0x30000020
LDR 7MM
|
PDF
|
XCK12
Abstract: SDP3G08 XCK11
Text: Preliminary Product Brief July 24, 2003 SDP3G08 Eight Channel 1.0—1.6 Gbits/s/2.0—3.2 Gbits/s Serializer/Deserializer Features • ■ ■ Selectable data rate 1.0 Gbits/s—1.6 Gbits/s or 2.0 Gbits/s—3.2 Gbits/s for applications using 8b/10b coding.
|
Original
|
SDP3G08
8b/10b
X3T11;
or12-4106)
PB03-051SRDS
XCK12
XCK11
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Preliminary Product Brief July 24, 2003 SDP3G06 Six Channel 1.0—1.6 Gbits/s/2.0—3.2 Gbits/s Serializer/Deserializer 1 Features • ■ ■ Selectable data rate 1.0 Gbits/s—1.6 Gbits/s or 2.0 Gbits/s—3.2 Gbits/s for applications using 8b/10b coding
|
Original
|
SDP3G06
C--70
PB03-047SRDS
|
PDF
|
Untitled
Abstract: No abstract text available
Text: XRT73R12 PRELIMINARY TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT SEPTEMBER 2003 REV. P1.0.1 GENERAL DESCRIPTION The XRT73R12 provides a Parallel Microprocessor Interface for programming and control. The XRT73R12 is a twelve channel fully integrated Line Interface Unit LIU featuring EXAR’s R3
|
Original
|
XRT73R12
XRT73R12
XRT73Rs
|
PDF
|
|
|
LF-H72P
Abstract: intel 945 motherboard repair diagram str 50113 intel chipset 945 motherboard repair 2310 dhi motherboard hannstar 9172-24 d506 intel chipset 845 motherboard repair circuit Hannstar motherboard HANNSTAR
Text: SERVICE MANUAL FOR 8175 BY: Jacey Liu TESTING TESTING TECHNOLOGY TECHNOLOGY DEPARTMENT DEPARTMENT // TSSC TSSC Mar . 2002 8175 N/B MAINTENANCE CONTENTS 1. Hardware Engineering
|
Original
|
478Pin
82801BA
PCI4410
ICS950805
LF-H72P
intel 945 motherboard repair diagram
str 50113
intel chipset 945 motherboard repair
2310 dhi
motherboard hannstar
9172-24 d506
intel chipset 845 motherboard repair circuit
Hannstar motherboard
HANNSTAR
|
PDF
|
ST CHN 510
Abstract: DMO11 DMO10
Text: XRT75R12 TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER DECEMBER 2006 REV. 1.0.2 GENERAL DESCRIPTION attenuator performance meets the ETSI TBR-24 and Bellcore GR-499 specifications. The XRT75R12 is a twelve channel fully integrated Line Interface Unit LIU featuring EXAR’s R3
|
Original
|
XRT75R12
XRT75R12
ST CHN 510
DMO11
DMO10
|
PDF
|
DMO11
Abstract: DMO10 CR-196
Text: XRT73R12 TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT APRIL 2006 REV. 1.0.0 GENERAL DESCRIPTION The XRT73R12 provides a Parallel Microprocessor Interface for programming and control. The XRT73R12 is a twelve channel fully integrated Line Interface Unit LIU featuring EXAR’s R3
|
Original
|
XRT73R12
XRT73R12
DMO11
DMO10
CR-196
|
PDF
|
chn 621
Abstract: AS11D transformer e19 0X00 GR-253 GR-499-CORE XRT75R12D XRT75R12DIB CHN G4 120 chn 832
Text: XRT75R12D PRELIMINARY TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER OCTOBER 2003 REV. P1.0.1 GENERAL DESCRIPTION The XRT75R12D is a twelve channel fully integrated Line Interface Unit LIU featuring EXAR’s R3 Technology (Reconfigurable, Relayless Redundancy)
|
Original
|
XRT75R12D
XRT75R12D
chn 621
AS11D
transformer e19
0X00
GR-253
GR-499-CORE
XRT75R12DIB
CHN G4 120
chn 832
|
PDF
|
cr97
Abstract: DMO10 CR146 cr148 CR151 DMO11 73R12 12 pin m23 connector encoder conect 0X00
Text: XRT73R12 TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT OCTOBER 2007 REV. 1.0.3 GENERAL DESCRIPTION The XRT73R12 provides a Parallel Microprocessor Interface for programming and control. The XRT73R12 is a twelve channel fully integrated Line Interface Unit LIU featuring EXAR’s R3
|
Original
|
XRT73R12
XRT73R12
cr97
DMO10
CR146
cr148
CR151
DMO11
73R12
12 pin m23 connector
encoder conect
0X00
|
PDF
|
Untitled
Abstract: No abstract text available
Text: XRT75R12 PRELIMINARY TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR SEPTEMBER 2003 REV. P1.0.1 GENERAL DESCRIPTION attenuator performance meets the ETSI TBR-24 and Bellcore GR-499 specifications. The XRT75R12 is a twelve channel fully integrated
|
Original
|
XRT75R12
TBR-24
GR-499
XRT75R12
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Advance Data Sheet February 1994 A T bT Microelectronics ATT2MD01 100VG-AnyLAN MAC and EISA/ISA System Interface Features and Benefits • Supports the proposed IEEE 802.12 100VG-AnyLAN specification as of January 1994 — Enables 100 Mbits/s transmissions over
|
OCR Scan
|
ATT2MD01
100VG-AnyLAN
10Base-T
ATT2X01
DS94-032LA
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Advanced Data Sheet - - -Ja iV T eT August 1994 ^ = |= r Microelectronics ATT2MD11 10OVG-AnyLAN MAC and PCI System Interface CMOS Integrated Circuit Features and Benefits • Supports the proposed IEEE" 802.12 100VGAnyLAN specification as of January 1994 .
|
OCR Scan
|
ATT2MD11
10OVG-AnyLAN
100VGAnyLAN
ATT2X01
brT2MD11
100VG-AnyLAN
208-Pin
S-2196C1
DDS002ti
|
PDF
|
T7213
Abstract: No abstract text available
Text: Preliminary Data Sheet January 1995 ' • -aa A T b T " m i * Microelectronics ATT2MD01 100VG/1 OBase-T MAC and EISA/ISA System Interface CMOS Integrated Circuit Features and Benefits ■ Supports the proposed IEEE* 802.12 100VGAnyLAN specification. — Enables 100 Mbits/s transmissions over
|
OCR Scan
|
ATT2MD01
100VG/1
100VGAnyLAN
10Base-T
ATT2X01
100VG-AnyLAN
1995AT
DS94-032LAN
005002ki
T7213
|
PDF
|
DD221
Abstract: IS002 att2md01 BD 535H T7213 EC T7213
Text: Data Sheet January 1995 m ic ro e le c tro n ic s group Lucent Technologies Bell Labs Innovations ATT2MD01 100VG/10Base-T MAC and EISA/ISA System Interface Features and Benefits ISA bus compatibility addresses the embedded base. — 8 Mbytes/s transfer rate.
|
OCR Scan
|
ATT2MD01
100VG/10Base-T
100VGAnyLAN
10Base-T
ATT2X01
100VG-AnyLAN
0DE3111
0D50D2b
DG23112
DD221
IS002
BD 535H
T7213 EC
T7213
|
PDF
|