Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    TXCL Search Results

    SF Impression Pixel

    TXCL Price and Stock

    Qualcomm LK-VAM-APTX-CL

    APTX CLASSIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey LK-VAM-APTX-CL Bulk 1
    • 1 $0.45
    • 10 $0.45
    • 100 $0.45
    • 1000 $0.45
    • 10000 $0.45
    		Buy Now

    Qualcomm LK-VAM-APTX-CLM

    APTX CLASSIC FOR TWS
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey LK-VAM-APTX-CLM Bulk 1
    • 1 $0.24
    • 10 $0.24
    • 100 $0.24
    • 1000 $0.24
    • 10000 $0.24
    		Buy Now

    Qualcomm LK-VAM-APTX-CLHD

    APTX CLASSIC + APTX-HD DECODERS
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey LK-VAM-APTX-CLHD Bulk 1
    • 1 $0.61
    • 10 $0.61
    • 100 $0.61
    • 1000 $0.61
    • 10000 $0.61
    		Buy Now

    congatec AG conga-HPC/uATX-Client

    Modules Accessories Conga-HPC/uATX-Client
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics conga-HPC/uATX-Client
    • 1 $1662.45
    • 10 $1662.45
    • 100 $1662.45
    • 1000 $1662.45
    • 10000 $1662.45
    		Get Quote

    TE Connectivity RS-PTFE-13T-X-CL (ALTERNATE: CH01604001)

    Raychem, Clear PTFE 5m Sleeve, 1.91mm bore | TE Connectivity RS-PTFE-13T-X-CL
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    RS RS-PTFE-13T-X-CL (ALTERNATE: CH01604001) Package 1
    • 1 $62.57
    • 10 $58.21
    • 100 $58.21
    • 1000 $58.21
    • 10000 $58.21
    		Get Quote
    Find more TXCL price and stock on Findchips.com

    TXCL Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    1 phase pure sine wave inverter schematic

    Abstract: INT5130 inverter PURE SINE WAVE schematic diagram powerline schematic diagram D1 PGA 478 design pure "sine wave" power inverter OFDM FFT powerline carrier transmission schematic powerline V.96 Modem
    Text: Broadband Modem Mixed-Signal Front End AD9865 FUNCTIONAL BLOCK DIAGRAM AD9865 PWR DWN MODE TXEN/SYNC TXCLK 2-4X IAMP TxDAC 0 TO –7.5dB IOUT_G+ IOUT_N+ IOUT_N– IOUT_G– 0 TO –12dB 10 CLKOUT_1 CLKOUT_2 CLK SYN. ADIO[9:4]/ Tx[5:0] 2M CLK MULTIPLIER OSCIN


    Original     		PDF AD9865 80MSPS 10-bit drivMO-220-VMMD 64-Lead CP-64-3] AD9865BCP AD9865BCPRL AD9865BCPZ1 1 phase pure sine wave inverter schematic INT5130 inverter PURE SINE WAVE schematic diagram powerline schematic diagram D1 PGA 478 design pure "sine wave" power inverter OFDM FFT powerline carrier transmission schematic powerline V.96 Modem

    Untitled

    Abstract: No abstract text available
    Text: Broadband Modem Mixed-Signal Front End AD9869 Broadband wireline networking AD9869 2-4X PWRDWN MODE TXEN/TXSYNC TXCLK/TXQUIET IAMP TxDAC 12 0 TO –7.5dB IOUTN– 0 TO –12dB CLKOUT1 CLKOUT2 CLK SYNC. ADIO[11:6]/ Tx[5:0] IOUTN+ 2M CLK MULTIPLIER OSCIN XTAL


    Original     		PDF AD9869 12-bit 12-bit, AD9866 64-lead MO-220-VMMD-4 CP-64-3) AD9869BCPZ

    LC51024MB-52F484C

    Abstract: LFX500B-05F516C
    Text: UTOPIA Level 3 ATM Transmit Interface December 2003 IP Data Sheet Features General Description • Fully Compatible with ATM Forum UTOPIA Level 3 Specifications ■ Supports Single-PHY and Multi-PHY Operation Modes ■ Multi-PHY Operation with Single txclav


    Original     		PDF 32-Bit LC51024MB-52F484C LFX500B-05F516C

    Untitled

    Abstract: No abstract text available
    Text: Broadband Modem Mixed-Signal Front End AD9866 FUNCTIONAL BLOCK DIAGRAM AD9866 PWR DWN MODE TXEN/SYNC TXCLK 2-4X IAMP TxDAC 0 TO –7.5dB IOUT_G+ IOUT_N+ IOUT_N– IOUT_G– 0 TO –12dB 12 CLKOUT_1 CLKOUT_2 CLK SYN. ADIO[11:6]/ Tx[5:0] 2M CLK MULTIPLIER OSCIN


    Original     		PDF AD9866 12-bit 12-bit, AD9975 AD9876 64-lead MO-220-VMMD-4 CP-64-3)

    7474

    Abstract: QS6611 SW-SPsT datasheet 7474 MX98741 QS162244FCT TSC25 sw-SPST-2 of 7474 of d sw spst
    Text: A B C +5V D E G H I J HUB A QS162244FCT 9 F 9 QS6611 R1 10K TXD[0.4] X1 28 20 TSC25 U?A 7474 4 2 50 Mhz 3 PR 8 D Q QS6611 5 CL Q X1 8 TXD[0.4] CLK MX98741 X1 28 6 TSC25 20 1 QS6611 TXCLK TXD[0.4] X1 28 7 7 TXCLK 20 Closed to use as Master clock / Open to use as Slave


    Original     		PDF QS162244FCT QS6611 TSC25 MX98741 TSC25 7474 QS6611 SW-SPsT datasheet 7474 MX98741 QS162244FCT sw-SPST-2 of 7474 of d sw spst

    50MHz VCO

    Abstract: D1 PGA 478 OFDM FPGA AD9865 AD9866 AD9876 AD9975 PBR951
    Text: Broadband Modem Mixed Signal Front End AD9866 Powerline networking VDSL and HPNA AD9866 PWR DWN MODE TXEN/SYNC TXCLK 2-4X IAMP TxDAC 0 TO –7.5dB IOUT_G+ IOUT_N+ IOUT_N– IOUT_G– 0 TO –12dB 12 CLKOUT_1 CLKOUT_2 CLK SYN. ADIO[11:6]/ Tx[5:0] 2M OSCIN XTAL


    Original     		PDF AD9866 80MSPS 12-bit MO-220-VMMD 64-Lead CP-64-3] AD9866BCP AD9866BCPRL AD9866CHIPS 50MHz VCO D1 PGA 478 OFDM FPGA AD9865 AD9866 AD9876 AD9975 PBR951

    RTL8201BL schematic

    Abstract: RTL8130 VDD33C RJ8-45 rxer rxd1 MDIO RTL8139C schematic rtl81 RTL8201BL
    Text: A B R33 1.5K VDD33 4 25 26 6 5 4 3 2 7 22 21 20 19 18 16 1 23 24 46 47 Y1 C5 25.000Mhz 20P GND LED0/PHYAD0 LED1/PHYAD1 LED2/PHYAD2 LED3/PHYAD3 LED4/PHYAD4 C6 20P GND PWFBIN VDD33 VDD33 PWFBIN D E U1 MDC MDIO TXD0 TXD1 TXD2 TXD3 TXEN TXCLK RXDV RXD0 RXD1 RXD2


    Original     		PDF VDD33 000Mhz AVDD33 PE68515 RTL8201BL RTL8201BL schematic RTL8130 VDD33C RJ8-45 rxer rxd1 MDIO RTL8139C schematic rtl81

    Untitled

    Abstract: No abstract text available
    Text: Broadband Modem Mixed-Signal Front End AD9866 IOUT_P+ AD9866 PWR DWN MODE TXEN/SYNC TXCLK 2-4X 0 TO –7.5dB IOUT_G+ IOUT_N+ IOUT_N– IOUT_G– 0 TO –12dB 12 CLKOUT_1 CLKOUT_2 CLK SYN. ADIO[11:6]/ Tx[5:0] 2M CLK MULTIPLIER OSCIN XTAL ADIO[5:0]/ Rx[5:0]


    Original     		PDF AD9866 80MSPS 12-bit MO-220-VMMD-4 080108-C 64-Lead CP-64-3) AD9866BCPZ AD9866BCPZRL

    Untitled

    Abstract: No abstract text available
    Text: Broadband Modem Mixed-Signal Front End AD9868 FEATURES Broadband wireline networking IOUTP– AD9868 2-4X PWRDWN MODE TXEN/TXSYNC TXCLK/TXQUIET IAMP TxDAC 10 0 TO –7.5dB IOUTN– 0 TO –12dB CLKOUT1 CLKOUT2 CLK SYNC. ADIO[9:4]/ Tx[5:0] IOUTN+ 2M CLK MULTIPLIER


    Original     		PDF AD9868 80MSPS 10-bit MO-220-VMMD-4 063006-B 64-Lead CP-64-3) AD9868BCPZ AD9868BCPZRL1

    16bit microprocessor using vhdl

    Abstract: vhdl code 16 bit microprocessor design of micro architecture using VHDL vhdl code for asynchronous fifo 8 bit microprocessor using vhdl atm source code vhdl code for 555 parallel interface vhdl
    Text: Product Brief August 2000 ATM UTOPIA Slave Core V2.0 UTOPIA Level 1/Level 2 with parity generation/ checking. In Level 2, all multi-PHY modes are supported: — 1 RxClav/1 TxClav — Direct status — Multiplexed status polling • 8-/16-bit bus width ■


    Original     		PDF 8-/16-bit PB00-087NCIP 16bit microprocessor using vhdl vhdl code 16 bit microprocessor design of micro architecture using VHDL vhdl code for asynchronous fifo 8 bit microprocessor using vhdl atm source code vhdl code for 555 parallel interface vhdl

    16bit microprocessor using vhdl

    Abstract: vhdl code for phy interface vhdl code 16 bit microprocessor 4 bit microprocessor using vhdl 8 bit microprocessor using vhdl ATM-UTOPIA-Master-Core 16 bit data bus using vhdl parallel interface vhdl vhdl code 8 bit microprocessor 4 bit Microprocessor VHDl code
    Text: odel are Product Brief ATM UTOPIA Master Core V2.0  Standards to Silicon March 1999 Features • UTOPIA Level 1/Level 2 Master with parity generation/checking. In Level 2, all "multi PHY" modes are supported: ⇒ 1 RxClav/1 TxClav ⇒ Direct Status ⇒ Multiplexed Status Polling


    Original     		PDF 8/16-bit AP97-050FPGA DS96-140FPGA) 16bit microprocessor using vhdl vhdl code for phy interface vhdl code 16 bit microprocessor 4 bit microprocessor using vhdl 8 bit microprocessor using vhdl ATM-UTOPIA-Master-Core 16 bit data bus using vhdl parallel interface vhdl vhdl code 8 bit microprocessor 4 bit Microprocessor VHDl code

    avnet

    Abstract: error correction code in vhdl CH-2555 vhdl code for fifo vhdl code switch layer 2 Branding D53 APA150 OC48 vhdl code for asynchronous fifo
    Text: AvnetCore: Datasheet Version 1.0, July 2006 UTOPIA Level 3 Link Intended Use: — Cell Processors — Switch Fabrics — Networking — Telecommunications top_master.vhd Features: top_egr_master.vhd — Function compatible with ATM Forum wr_enb rd_enb txclk


    Original     		PDF CH-2555 avnet error correction code in vhdl vhdl code for fifo vhdl code switch layer 2 Branding D53 APA150 OC48 vhdl code for asynchronous fifo

    48 MHz Crystal

    Abstract: WE MIDCOM 74 Am27C512-D R2716 SIP 9 JP1 P31A IDT71256 TP10 XA11 XA14
    Text: A B C D E XD[0:7] POWER-ON RESET VCC XA[0:15] 32Kx8 SRAM VCC U1 D1 TP1 R1 4 TP4 TP5 TP6 TP7 TP8 C1 1uF + TP9 TP10 TP11 TP12 TP13 TP14 NC NC NC NC NC NC NC NC NC TP3 TP15 67 TP19 68 LINK_LED 57 TxD TxEN TxCLK RxD RxCLK PHYCRS PHYCOL 62 14 16 29 32 30 31 15


    Original     		PDF 32Kx8 MIC5207-3 470pF 892-4CAE 48 MHz Crystal WE MIDCOM 74 Am27C512-D R2716 SIP 9 JP1 P31A IDT71256 TP10 XA11 XA14

    PE-67583

    Abstract: 226r-1
    Text: TXDATA 7 TXDATA(6) TXDATA(5) TXDATA(4) TXDATA(3) TXDATA(2) TXDATA(1) TXDATA(0) TXSOC TXENB# TXFULL# TXPARITY TXCLK 22 37 23 43 44 45 46 47 48 49 50 39 40 38 42 41 RxSOC RxEnb# RxEmpty# TxData7 TxData6 TxData5 TxData4 TxData3 TxData2 TxData1 TxData0 TxSOC


    Original     		PDF 470pF PE-67583 RJ-45 7M903 PE-67583 226r-1

    AD9865

    Abstract: AD9868 AD9869
    Text: Broadband Modem Mixed-Signal Front End AD9868 Broadband wireline networking AD9868 2-4X PWRDWN MODE TXEN/TXSYNC TXCLK/TXQUIET IAMP TxDAC 10 0 TO –7.5dB IOUTN– 0 TO –12dB CLKOUT1 CLKOUT2 CLK SYNC. ADIO[9:4]/ Tx[5:0] IOUTN+ 2M CLK MULTIPLIER OSCIN XTAL


    Original     		PDF AD9868 80MSPS 10-bit MO-220-VMMD-4 063006-B 64-Lead CP-64-3) AD9868BCPZ AD9868BCPZRL1 AD9865 AD9868 AD9869

    BAT54 COL

    Abstract: UIO12 TINIs400 NC128 NC132 UIO30 nc86 dio sc bat54 DS2408 NC81
    Text: nPCE2 P52 P51 P50 A18 nC E2 nC E1 nC E0 P67 P66 A21 nC E7 nC E6 nC E5 nC E4 nC E3 P 1[7:0] nPCE3 P33 nPCE0 P 3[3:0] P31 P53 P32 nPCE1 P 5[3:0] P30 P 6[7:6] R xD0 R xD1 R xD2 R xD3 n R stIn TxClk R x C lk n R s t O ut TxD3 TxD2 TxD1 TxD0 TxEn CRS TxEn C OL


    Original     		PDF DIMM144 100nF UIO26 UIO25 UIO24 UIO23 UIO22 XIO12 XIO11 XIO10 BAT54 COL UIO12 TINIs400 NC128 NC132 UIO30 nc86 dio sc bat54 DS2408 NC81

    I2S fifo

    Abstract: demultiplexing
    Text: FJS 01/28/97 Block diagram and functional description of UTOPIA master to connect two or more PHY chips back-to-back RxCLAV RxENB TxCLAV IWE2SDHT Controller RxSOC IWE8 ATMCLK TxENB TxSOC 19.44 MHz up to 26 MHz Clock Source TxCLAV ATMCLK SDHT RxCLAV SDHT2IWE


    Original     		PDF

    RTL8201CL

    Abstract: RTL8201BL schematic RTL8201BL RJ8-45 RTL8201CP schematic H1251 RTL8201CP 8201BL h1245 AVDD33
    Text: A B R31 1.5K VDD33 4 MDC MDIO TXD0 TXD1 TXD2 TXD3 TXEN TXCLK RXDV RXD0 RXD1 RXD2 RXD3 RXCLK COL CRS RXER Connect to MAC which has MII interface 25 26 6 5 4 3 2 7 22 21 20 19 18 16 1 23 24 46 47 Y1 C5 25.000Mhz 20P GND LED0/PHYAD0 LED1/PHYAD1 LED2/PHYAD2 LED3/PHYAD3


    Original     		PDF VDD33 AVDD33 RTL8201BL RTL8201CL/CP RTL8201BL/CL/CP H1251) H1245) H1245 RTL8201CL RTL8201BL schematic RTL8201BL RJ8-45 RTL8201CP schematic H1251 RTL8201CP 8201BL

    RJ8-45

    Abstract: RTL8201BL RTL8201BL schematic AVDD33 PE68515 LM1117 LQFP48 VDD33 pe-68515 2r250
    Text: A B C D E U1 25 26 6 5 4 3 2 7 22 21 20 19 18 16 1 23 24 46 47 TXD0 4 Connect to MAC which has SNI interface TXEN TXCLK RXD0 RXCLK COL CRS Y1 C5 25.000Mhz 20P GND LED0/PHYAD0 LED1/PHYAD1 LED2/PHYAD2 LED3/PHYAD3 LED4/PHYAD4 C6 20P 9 10 12 13 15 PWFBIN 8 VDD33


    Original     		PDF 000Mhz VDD33 AVDD33 DVDD33 PE68515 LM1117 RJ8-45 RTL8201BL RTL8201BL schematic AVDD33 PE68515 LM1117 LQFP48 VDD33 pe-68515 2r250

    Untitled

    Abstract: No abstract text available
    Text: UPD71051G 1/3 IL08D C-MOS SERIAL CONTROLLER —TOP VIEW— 44 43 42 41 40 39 38 37 36 35 34 NC NC NC 1 15 16 NC 33 18 NC 32 19 NC 2 NC 3 31 4 30 5 29 25 26 27 29 D0 D1 DSR D2 RXCLK D3 RXDATA D4 TXCLK D5 CTS 27 8 26 9 25 NC 24 10 NC 4 TXRDY CK TXEMP 36 37


    Original     		PDF UPD71051G IL08D

    SpaceWire

    Abstract: 0X0112 spw -136 0588 0X0111 ECSS-E-ST-50-12C
    Text: Aeroflex Colorado Springs ERRATA ERR-SPW-003-01 Invalid TXCLK_IN and Initialization Divide Register Combination for UT200SpW4RTR SpaceWire Router Product Name: Table 1: Cross Reference of Applicable Products Manufacturer Part SMD # Number 4-PORT SPACEWIRE ROUTER


    Original     		PDF ERR-SPW-003-01 UT200SpW4RTR UT200SpW4RTR WD41A WD41A ECSS-E-ST-50-1225 SpaceWire 0X0112 spw -136 0588 0X0111 ECSS-E-ST-50-12C

    74hc04

    Abstract: tms 374 74HC04 NOT GATE datasheet ddr5 74HC04 datasheet DMO10 TX3036 dmo2 DMO11 IDC18
    Text: 5 4 3 2 1 VDD TP21 RLOS0 R59 74HC04 RTIP_0 C22 RRING_0 0.01uF TCLK_0 F22 TXCLK_0 TPOS_0 E23 TXPOS_0 TNEG_0 C25 D22 RLOS_0 RLOL_0 G22 RLOL_0 DMO_0 N3 J36 LCV0 RCLK_0 RXPOS_0 E25 RPOS_0 RXNEG/LCV_0 F23 RGND_0 14 RRING_1 R23 37.4 C11 SFMCLK_0 E24 AE22 RTIP_1


    Original     		PDF 74HC04 TX3036 XRT75R12 100uF TANT01 XRT75R12 74hc04 tms 374 74HC04 NOT GATE datasheet ddr5 74HC04 datasheet DMO10 TX3036 dmo2 DMO11 IDC18

    hfdw

    Abstract: No abstract text available
    Text: _ ü 16/18Mbit 2Mx8/9 & 64/72Mbit (8Mx8/9) ConcurrentRDRAM Overview VDD GND BUSDATA[8] GND BUSDATA[7] (NC) BUSENABLE VDD BUSDATA[6] GND BUSDATA[5] VDDA RXCLK GNDA TXCLK VDD BUSDATA[4] GND BUSCTRL SIN VREF SOUT BUSDATA[3] GND BUSDATA[2] (NC)


    OCR Scan     		PDF 16/18Mbit 64/72Mbit 16/18/64/72-M 600MHz hfdw

    Untitled

    Abstract: No abstract text available
    Text: VDDA T 3.3V ~ 9 r T 1.8V or 3.3V VDD 1r ~9r T ~9r T -9 r VDDPLL VDD VDDPLL VDD IOVDD VDD T TxCLKIN TxlN31 TxlN30 TxlN29 TxlN28 TxlN27 TxlN26 TxlN25 TxlN24 TxlN23 TxlN22 TxlN21 TxlN20 TxlN19 TxlN18 TxlN17 < 3.3V 1r TxlN16 TxlN15 TxlN14 TxlN13 TxlN12 TxlN11


    OCR Scan     		PDF TxlN31 TxlN30 TxlN29 TxlN28 TxlN27 TxlN26 TxlN25 TxlN24 TxlN23 TxlN22