telcordia gr 1081 core
Abstract: 16 bit processor schematic
Text: PHAST-6N Device Dual STM-1/OC-3 SDH/SONET Overhead Terminator with Telecom Bus Interface TXC-06306B DATA SHEET PRELIMINARY TXC-06306B-MB, Ed. 2 June 2005 FEATURES APPLICATIONS • Bit-serial LVPECL SDH/SONET line interface with integrated clock recovery
|
Original
|
PDF
|
TXC-06306B
TXC-06306B-MB,
telcordia gr 1081 core
16 bit processor schematic
|
VTXP-6
Abstract: TXC-06951 g803 Motorola 0X69 TXC-06951-MB 98822
Text: VTXP-6 Device STM-1/STS-3 SDH/SONET TU/VT Processor and Cross Connect TXC-06951 DATA SHEET PRELIMINARY TXC-06951-MB, Ed. 5 March 2006 FEATURES APPLICATIONS • Supports two line ports using the standard byte wide 19.44 MHz Telecom Bus, or a single line port using the standard byte wide 77.76 MHz Telecom Bus.
|
Original
|
PDF
|
TXC-06951
TXC-06951-MB,
TU-11/TU-12/TU-3/
VTXP-6
TXC-06951
g803
Motorola 0X69
TXC-06951-MB
98822
|
MSP SNCP
Abstract: k1 4 3n txc 6n VTXP-6 telecom bus EtherMap-3 Pt
Text: TXC-06306 PHAST -6N ® Multi-Rate PHY/Framer for Telecom Networks KEY BENEFITS Your Superior Choice for Transporting and Grooming Access Traffic Industry-leading transport solution The PHAST®-6N is a highly integrated SONET/SDH overhead termination device designed for TDM
|
Original
|
PDF
|
TXC-06306
16-Bit
P/N06306-1/06
MSP SNCP
k1 4 3n
txc 6n
VTXP-6
telecom bus
EtherMap-3 Pt
|
j1n transistor
Abstract: TXC-03003-AIPQ 3E27 vc-4 digital cross connect a215c n13 sot 65
Text: SOT-3 Device STM-1/STS-3/STS-3c Overhead Terminator TXC-03003B DATA SHEET Product Preview FEATURES DESCRIPTION • Transport Section and Line Overhead byte processing • Independent Path Overhead byte processing • Transmit and receive pointer generation with
|
Original
|
PDF
|
TXC-03003B
TXC-03003B-MB
j1n transistor
TXC-03003-AIPQ
3E27
vc-4 digital cross connect
a215c
n13 sot 65
|
22FH
Abstract: K1531 K1432
Text: BACK SOT-3 Device STM-1/STS-3/STS-3c Overhead Terminator TXC-03003B DATA SHEET Product Preview FEATURES DESCRIPTION • Transport Section and Line Overhead byte processing • Independent Path Overhead byte processing • Transmit and receive pointer generation with
|
Original
|
PDF
|
TXC-03003B
TXC-03003B-MB
22FH
K1531
K1432
|
STS 3621
Abstract: h13h sot 23 d9 TAIS SOT u12 sot
Text: SOT-3 Device STM-1/STS-3/STS-3c Overhead Terminator TXC-03003 DATA SHEET Preliminary FEATURES DESCRIPTION This SOT-3 SDH/SONET overhead terminator is a highly versatile, programmable device which performs section, line and path overhead processing for STM-1/
|
Original
|
PDF
|
TXC-03003
TXC-03003-MB
STS 3621
h13h
sot 23 d9
TAIS SOT
u12 sot
|
j1n transistor
Abstract: TXC-03003-AIPQ a215c
Text: SOT-3 Device STM-1/STS-3/STS-3c Overhead Terminator TXC-03003B DATA SHEET FEATURES DESCRIPTION • Transport Section and Line Overhead byte processing • Independent Path Overhead byte processing • Transmit and receive pointer generation with respect to external clock and frame signals
|
Original
|
PDF
|
TXC-03003B
TXC-03003B-MB
j1n transistor
TXC-03003-AIPQ
a215c
|
TXC-03003-AIPQ
Abstract: No abstract text available
Text: SOT-3 Device STM-1/STS-3/STS-3c Overhead Terminator TXC-03003B DATA SHEET FEATURES DESCRIPTION • Transport Section and Line Overhead byte processing • Independent Path Overhead byte processing • Transmit and receive pointer generation with respect to external clock and frame signals
|
Original
|
PDF
|
TXC-03003B
TXC-03003B-MB
TXC-03003-AIPQ
|
vc-4 digital cross connect
Abstract: HP 3D6 j1n transistor TXC-03003-AIPQ
Text: SOT-3 Device STM-1/STS-3/STS-3c Overhead Terminator TXC-03003B DATA SHEET DESCRIPTION FEATURES • Transport Section and Line Overhead byte processing • Independent Path Overhead byte processing • Transmit and receive pointer generation with respect to external clock and frame signals
|
Original
|
PDF
|
TXC-03003B
TXC-03003B-MB
vc-4 digital cross connect
HP 3D6
j1n transistor
TXC-03003-AIPQ
|
TXC-07905-MB
Abstract: TXC-07905 OED622 B016H BP85H MSP SNCP h-12-H cu3ah B007H
Text: OED622 Device Dual STM-4/STM-1 Overhead Terminator, Tributary Processor and Cross-Connect with Integrated E1 Mapper TXC-07905 PRODUCT PREVIEW DATA SHEET DESCRIPTION: ™ The Optimized Edge Device, OED622, is a dual STM-4/STM-1 SDH framer and overhead terminator, virtual
|
Original
|
PDF
|
OED622
TXC-07905
TXC-07905-MB,
OED622TM
TXC-07905-MB
TXC-07905
B016H
BP85H
MSP SNCP
h-12-H
cu3ah
B007H
|
tdmoip
Abstract: TXC-05870 N058 MPLS transwitch packettrunk 20/MPLS
Text: TXC-05870 PacketTrunk TM -4 Single-Chip TDMoIP/MPLS Gateway Solution KEY BENEFITS Your First-Class Choice for Transporting TDM over IP, MPLS, and Switched Ethernet Networks Efficient voice and data delivery over IP/MPLS PacketTrunk -4 is a TDMoIP/MPLS gateway device that transparently transports TDM trunks over
|
Original
|
PDF
|
TXC-05870
P/N05870-1/05
tdmoip
TXC-05870
N058
MPLS
transwitch packettrunk
20/MPLS
|
Untitled
Abstract: No abstract text available
Text: CLOCK CRYSTAL OSCILLATORS 7x5mm SMD SEAM SEALED OSCILLATOR / 6N SERIES Features . Small SMD type clock crystal oscillator units. 7.0*5.0*1.0mm . High precision characteristic covering up to wide frequency range. . Designed for automatic mounting and reflow soldering.
|
Original
|
PDF
|
200Mhz
70MHz
50ppm/-40~
25ppm/-20~
20ppm/-10~
|
JEDEC Package Code MS-026-AED
Abstract: SiI160CT100 DFP 20 PIN to VGA diagram SILICON IMAGE APPLICATION NOTES JEDEC MS-026 footprint 32 pin
Text: SiI 160 PanelLink Digital Transmitter July 2000 General Description Features The SiI 160 transmitter uses PanelLink Digital technology to support displays ranging from VGA to UXGA resolutions 25-165 MHz . The SiI 160 transmitter supports up to true color panels (24 bit/pixel, 16.7M colors) in 1 or
|
Original
|
PDF
|
SiI-DS-0008-D
JEDEC Package Code MS-026-AED
SiI160CT100
DFP 20 PIN to VGA diagram
SILICON IMAGE APPLICATION NOTES
JEDEC MS-026 footprint 32 pin
|
Untitled
Abstract: No abstract text available
Text: SOT-3 Device STM-1/STS-3/STS-3c Overhead Terminator TXC-03003B DATA SHEET Product Preview DESCRIPTION •.■■■= • Transport Section and Line Overhead byte processing • Independent Path Overhead byte processing • Transmit and receive pointer generation with
|
OCR Scan
|
PDF
|
TXC-03003B
SYN155
RS-232
TXC-03003B-MB
TXC-03003,
TXC-02302B,
SYN155C
155-Mbit/s
SYN155.
|
|
|
Untitled
Abstract: No abstract text available
Text: SOT-3 Device v v l I f - H STM-1 /STS-3/STS-3c Overhead Terminator TXC-03003B ^ DATA SHEET FEATURES DESCRIPTION • Transport Section and Line Overhead byte processing • Independent Path Overhead byte processing • Transmit and receive pointer generation with
|
OCR Scan
|
PDF
|
TXC-03003B
TXC-03452
TXC-03452B.
TXC-03003B-M
|
Vl 02f
Abstract: d3008 SES N 2402
Text: SOT-3 Device STM-1 /STS-3/STS-3c Overhead Terminator TXC-03003 DATA SH EE T Preliminary FEATURES DESCRIPTION Full overhead processing, compliant with ANSI and ITU-T standards This SOT-3 SDH/SONET overhead terminator is a highly versatile, programmable device which pertorms
|
OCR Scan
|
PDF
|
TXC-03003
TXC-03003-M
Vl 02f
d3008
SES N 2402
|
STM CL-70
Abstract: DI-149 ic laf 0001 laf 0001 equal A23 1101 01A laf 0001 power LD SOT 423 STS SOT t04 sot 23 U802A
Text: SOT-3 Device STM-1/STS-3/STS-3c Overhead Terminator TXC-03003B DATA SHEET Product Preview DESCRIPTION = The SOT-3 SDH/SONET overhead terminator is a pro grammable device that performs section, line and path overhead processing for STM-1/STS-3/STS-3c signals.
|
OCR Scan
|
PDF
|
TXC-03003B
TXC-05601,
TXC-21061,
OT-3/SYN155/ADMA-E1
SYN155
RS-232
TXC-03003b-mb
STM CL-70
DI-149
ic laf 0001
laf 0001 equal
A23 1101 01A
laf 0001 power
LD SOT 423
STS SOT
t04 sot 23
U802A
|
Untitled
Abstract: No abstract text available
Text: SOT -3 Device STM-1 /STS-3/STS-3c Overhead Terminator TXC-03003B DATA SHEET Product Preview FEATURES DESCRIPTION The SOT-3 device generates path AIS and sends down stream AIS information via the E1 bytes. It also provides a serial Alarm Indication Port for use in path-protected
|
OCR Scan
|
PDF
|
TXC-03003B
TXC-03003B-M
|
SCN2641CC1N24
Abstract: Front-End Processors SCN2641
Text: SCN2641 Asynchronous Communications Interface Product Specification Microprocessor Products PIN CONFIGURATIONS DESCRIPTION FEATURES The Signetics SCN2641 is a universal asynchronous data communications controller chip that interfaces directly to most 8-bit microprocessors and may be
|
OCR Scan
|
PDF
|
SCN2641
SCN2641
WF02230S
SCN2641CC1N24
Front-End Processors
|
SCN2641CC1N24
Abstract: SCN2641CC1A28 SCN2641 RC 5 universal remote receiver Front-End Processors MARKING Rkd MR11 MR24 MR25 MR12-MR16
Text: SCN2641 Asynchronous Communications Interface Product Specification M icroprocessor Products DESCRIPTION FEATURES The Signetics SCN2641 is a universal asynchronous data com m unications controller chip that interfaces directly to most 8-bit microprocessors and may be
|
OCR Scan
|
PDF
|
SCN2641
SCN2641
SCN2641CC1N24
SCN2641CC1A28
RC 5 universal remote receiver
Front-End Processors
MARKING Rkd
MR11
MR24
MR25
MR12-MR16
|
Untitled
Abstract: No abstract text available
Text: 8425 Technology Incorporated Q lJ S d 1 0 B S S B - T E t h e r n e t Media Interface Adapter ADVANCE INFORMATION February 28, 1997 F e a tu re s • Note: Check for latest Data Sheet revision before starting any designs. Single Chip Interface Between Ethernet Controller
|
OCR Scan
|
PDF
|
10Base-T
MD400160/A
|
B1142
Abstract: 1329 crystal 82501 10BASE2 10BASE5 82C501 82C501AD manchester B-1142
Text: irrte1 82C501AD ETHERNET SERIAL INTERFACE CHMOS Replacement for Intel 82C501, 82501, or SEEQ 8023A Manchester Encoding/Decoding and Receive Clock Recovery Conforms to IEEE 802.3 10B ASES Ethernet and 10BASE2 (Cheapernet) Specifications 10-MHz Transmit Clock Generator
|
OCR Scan
|
PDF
|
82C501AD
82C501,
10BASE5
10BASE2
10-Mb/s
10-MHz
10BASE5
10BASE2)
10-Mb/s,
B1142
1329 crystal
82501
10BASE2
82C501
manchester
B-1142
|
10BASE2
Abstract: 10BASE5 82C501 82C501AD heartbeat counter
Text: irrte1 82C501AD ETHERNET SERIAL INTERFACE CHMOS Replacement for Intel 82C501, 82501, or SEEQ 8023A Manchester Encoding/Decoding and Receive Clock Recovery Conforms to IEEE 802.3 10B ASES Ethernet and 10BASE2 (Cheapernet) Specifications 10-MHz Transmit Clock Generator
|
OCR Scan
|
PDF
|
82C501AD
82C501,
10BASE5
10BASE2
10-Mb/s
10-MHz
10BASE5
10BASE2)
10-Mb/s,
10BASE2
82C501
heartbeat counter
|
transistor 1x
Abstract: No abstract text available
Text: Pr o d u c t S pecificat io n < £ Z i l í 3G Z16C33 CMOS MUSC M o n o -U n iv e r s a l S e r ia l C o n t r o l l e r FEATURES • 0 to 10 Mbit/sec, full-duplex channel, with two baud rate generators and a digital phase-locked loop for clock recovery. ■
|
OCR Scan
|
PDF
|
Z16C33
32-byte
1/16to2
1553B
Z16C33
transistor 1x
|