Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    TTL39 Search Results

    TTL39 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    diode s1 77

    Abstract: S124 diode s1 diode s1 74 socket s1 S1-100 S1-128
    Text: P1 TTL0 P1 D3 A1 TTL3 A2 TTL6 A3 TTL9 A4 D2 D1 D0 S1-118 S1-110 S1-103 S1-100 TTL1 TTL8 C3 B4 TTL11 C4 TTL13 C5 TTL15 C6 TTL16 C7 TTL17 C8 TTL19 C9 AGND C10 PVCC C11 TTL20 C12 TTL21 C13 TTL22 C14 TTL23 C15 TTL24 C16 TTL25 C17 PVCC C18 TTL26 C19 PVPP C20 TTL28


    Original     		PDF S1-118 S1-110 S1-103 S1-100 S1-122 S1-127 TTL11 TTL13 TTL15 TTL16 diode s1 77 S124 diode s1 diode s1 74 socket s1 S1-100 S1-128

    asynchronous fifo vhdl

    Abstract: 8 BIT ALU design with verilog/vhdl code full subtractor using ic 74138 74139 for bcd to excess 3 code vhdl code for 8bit bcd to seven segment display 32 BIT ALU design with verilog/vhdl code 74594 16 BIT ALU design with verilog/vhdl code B1516 RAM1024
    Text: QuickWorks User Manual with SpDE Reference Release 2009.2.1 Contact Information QuickLogic Corporation 1277 Orleans Drive Sunnyvale, CA 94089 Phone: (408) 990-4000 (US) (905) 940-4149 (Canada) +(44) 1932-57-9011 (Europe) +(852) 2567-5441 (Asia) E-mail: info@quicklogic.com


    Original     		PDF

    diode t25 4 B9

    Abstract: transistor af18 socket s1 diode t25 4 d9
    Text: P1 TTL0 D3 A1 TTL3 A2 TTL6 A3 TTL9 P1 D2 D1 D0 A4 S1-W2 S1-AA4 S1-AD3 S1-AE3 TTL1 P1 D4 B1 TTL4 B2 TTL7 B3 TTL10 B4 AID6 A5 TTL12 B5 AID5 A6 TTL14 B6 AID4 A7 PVCC B7 AID0 A8 +5V B8 AID1 A9 TTL18 B9 AID2 A10 AGND B10 AID3 A11 TTL44 B11 S1-U2 S1-R2 D6 TDI TTL2


    Original     		PDF TTL10 TTL12 TTL14 TTL18 TTL44 TTL19 S1-M24 S1-AD12 S1-D12 TTL17 diode t25 4 B9 transistor af18 socket s1 diode t25 4 d9

    HW-133-PC68

    Abstract: HW-133 S124 socket s1 S1-25 s159 socket s1 a1 a2 61S161 XC7354 MRX TTL-45
    Text: ZONE REV 01 P1 TTL0 TTL3 A2 TTL6 A3 TTL9 A4 AID6 AID5 D3/D0 D2/D4 S1-25 S1-29 S1-28 S1-27 TTL1 B2 TTL7 B3 TTL10 B4 A5 TTL12 B5 A6 TTL14 B6 D1/D3 D0/D2 AID4 A7 PVCC B7 AID0 A8 +5V B8 A9 AID2 AID3 TTL18 B9 A10 AGND B10 A11 TTL44 B11 AID7 A12 AGND B12 AGND A13


    Original     		PDF S1-25 S1-29 S1-28 S1-27 TTL10 TTL12 TTL14 TTL18 TTL44 TTL11 HW-133-PC68 HW-133 S124 socket s1 S1-25 s159 socket s1 a1 a2 61S161 XC7354 MRX TTL-45

    S124

    Abstract: diode s1 85
    Text: P1 TTL0 P1 D3 A1 TTL3 A2 TTL6 A3 TTL9 A4 D2 D1 D0 S1-57 S1-54 S1-52 S1-51 TTL1 TTL4 B2 TTL7 B3 TTL10 B4 A5 TTL12 B5 AID5 A6 TTL14 B6 AID4 A7 PVCC B7 AID0 A8 PVSP B8 AID1 A9 TTL18 B9 AID2 A10 AGND B10 AID3 A11 TTL44 B11 AID7 A12 AGND B12 AGND A13 AGND B13 CGND


    Original     		PDF S1-57 S1-54 S1-52 S1-51 TTL10 TTL12 TTL14 TTL18 TTL44 SGND/D11 S124 diode s1 85

    HW-133

    Abstract: HW-133-PQ44 S124 XC7354 S1-11 XC7354 MRX TTL-45 aid-1
    Text: ZONE REV 01 P1 TTL0 TTL3 A2 TTL6 A3 TTL9 A4 AID6 INITIAL RELEASE PER DCN #6790 P1 D3 A1 D2 CE D1 (OE) S1-11 S1-14 S1-13 S1-12 TTL1 B1 TTL4 B2 D4 (DATA) S1-16 S1-19 D6 TTL2 C1 TTL5 C2 TTL7 B3 TTL8 C3 B4 TTL11 C4 A5 TTL12 B5 TTL13 C5 AID5 A6 TTL14 B6 TTL15


    Original     		PDF S1-11 S1-14 S1-13 S1-12 S1-16 S1-19 TTL11 TTL12 TTL13 TTL14 HW-133 HW-133-PQ44 S124 XC7354 S1-11 XC7354 MRX TTL-45 aid-1

    socket s1

    Abstract: diode s1 61 diode s1 77 diode s1 85 S124 040 d10 diode s1 diode s1 74 HW-133-PQ160 S1 18
    Text: P1 TTL0 P1 D3 A1 TTL3 A2 TTL6 A3 TTL9 A4 D2 D1 D0 S1-90 S1-82 S1-79 S1-77 TTL1 TTL4 B2 TTL7 B3 TTL10 B4 A5 TTL12 B5 AID5 A6 TTL14 B6 AID4 A7 PVCC B7 AID0 A8 PVSP B8 AID1 A9 TTL18 B9 AID2 A10 AGND B10 AID3 A11 TTL44 B11 AID7 A12 AGND B12 AGND A13 AGND B13 CGND


    Original     		PDF S1-90 S1-82 S1-79 S1-77 TTL10 TTL12 TTL14 TTL18 TTL44 SGND/D15 socket s1 diode s1 61 diode s1 77 diode s1 85 S124 040 d10 diode s1 diode s1 74 HW-133-PQ160 S1 18

    diode b27

    Abstract: diode b26 TTL20 S124 diode b29 socket s1 53 S1 TTL-45
    Text: ZONE REV 01 DATE REVISION DESCRIPTION INITIAL RELEASE PER DCN #6875 DRAWN 5/23/95 CHECK EWR APPVD CH FE Further Revision history is available on Matrix. P1 TTL0 A1 TTL3 A2 TTL6 A3 TTL9 A4 AID6 P1 D3 D2 D1 S1-7 S1-8 S1-9 S1-10 TTL1 P1 D4 B1 TTL4 B2 S1-63 S1-61


    Original     		PDF S1-10 S1-63 S1-61 TTL11 TTL12 TTL13 TTL14 TTL15 TTL16 TTL17 diode b27 diode b26 TTL20 S124 diode b29 socket s1 53 S1 TTL-45

    full subtractor circuit using xor and nand gates

    Abstract: 74138 full subtractor 3-input-XOR 74138 decoder 7474 D flip-flop vhdl code for 8-bit BCD adder data sheet 74139 vhdl code for 8 bit ODD parity generator 74171 74594
    Text: Chapter 10 - Macro Library Reference Chapter 10: The Macro Library The QuickLogic Macro Library contains over 475 macros and macro building blocks. While these macros offer a wide range of functions and flexibility, they fall into familiar functional groups. The naming conventions employed in the library are easy


    Original     		PDF

    7474 D flip-flop

    Abstract: vhdl code for 74154 4-to-16 decoder 7478 J-K Flip-Flop vhdl code for 74194 74138 full subtractor 3-8 decoder 74138 shift register by using D flip-flop 7474 full subtractor circuit using xor and nand gates vhdl code for 8-bit BCD adder 74823 FULL ADDER
    Text: Chapter 3 - Macro Library Reference Chapter 3: The Macro Library The QuickLogic Macro Library contains over 500 macros and macro building blocks. While these macros offer a wide range of functions and flexibility, they fall into familiar functional groups. The naming conventions employed in the library are easy


    Original     		PDF

    S124

    Abstract: No abstract text available
    Text: P1 TTL0 P1 D3 A1 TTL3 A2 TTL6 A3 TTL9 A4 AID6 D2 D1 S1-31 S1-33 S1-36 S1-37 TTL1 P1 D4 B1 TTL4 B2 S1-30 S1-27 D6 TTL2 C1 TTL5 C2 TTL7 B3 TTL8 C3 TTL10 B4 TTL11 C4 A5 TTL12 B5 TTL13 C5 AID5 A6 TTL14 B6 TTL15 C6 AID4 A7 PVCC B7 TTL16 C7 AID0 A8 +5V B8 TTL17


    Original     		PDF S1-31 S1-33 S1-36 S1-37 S1-30 S1-27 TTL11 TTL12 TTL13 TTL14 S124

    SO8 DIP8 socket

    Abstract: DIP8 socket HW-137-DIP8 bin to hex TTL-30 TTL-45 dead bug socket A21 SO8
    Text: ZONE P1 REV 01 INITIAL RELEASE PER DCN #6629 3/27/95 02 CHANGED PER DCN #7044 6/27/95 03 CHANGED PER DCN #0100160 11/04/96 P1 A1 TTL1 B1 TTL2 C1 TTL3 A2 TTL4 B2 TTL5 C2 TTL6 A3 TTL9 A4 AID6 S1-14, S2-6, S3-6 S1-2, S2-1, S3-1 TTL7 B3 TTL8 C3 TTL10 B4 TTL11


    Original     		PDF S1-14, TTL10 TTL11 TTL12 TTL13 TTL14 TTL15 TTL16 TTL17 TTL18 SO8 DIP8 socket DIP8 socket HW-137-DIP8 bin to hex TTL-30 TTL-45 dead bug socket A21 SO8

    S124

    Abstract: diode s1 74 s167 TTL-45 HW-133 S176
    Text: ZONE REV 01 P1 TTL0 TTL3 A2 TTL6 A3 TTL9 A4 AID6 A5 D3 D2 D1 D0 S1-36 S1-33 S1-32 S1-31 TTL1 TTL4 B2 C3 C4 TTL12 B5 TTL13 C5 TTL15 C6 TTL16 C7 TTL17 C8 TTL19 C9 AGND C10 PVCC C11 PVCC B7 A8 +5V B8 AID1 A9 TTL18 B9 AID2 A10 AGND B10 AID3 A11 TTL44 B11 AID7


    Original     		PDF S1-36 S1-33 S1-32 S1-31 S1-37 S1-40 TTL11 TTL13 TTL15 TTL16 S124 diode s1 74 s167 TTL-45 HW-133 S176

    diode s1 77

    Abstract: ttl26 S1-11 s176 S183 TTL-45 ISA-84
    Text: ZONE REV 01 P1 TTL0 TTL3 A2 TTL6 A3 TTL9 A4 AID6 INITIAL RELEASE PER DCN #6873 P1 D3 A1 D2 D1 S1-9 S1-10 S1-11 S1-12 TTL1 B2 D4 S1-77 S1-75 D6 TTL2 C1 TTL5 C2 TTL7 B3 TTL8 C3 TTL10 B4 TTL11 C4 A5 TTL12 B5 TTL13 C5 AID5 A6 TTL14 B6 TTL15 C6 AID4 A7 PVCC B7


    Original     		PDF S1-10 S1-11 S1-12 S1-77 S1-75 TTL11 TTL12 TTL13 TTL14 TTL15 diode s1 77 ttl26 S1-11 s176 S183 TTL-45 ISA-84

    full subtractor circuit using xor and nand gates

    Abstract: full subtractor circuit using nor gates 4-bit full adder using nand gates and 3*8 decoder 2 bit magnitude comparator using 2 xor gates 4-bit bcd subtractor 8 bit bcd adder subtractor BCD adder and subtractor half adder using x-OR and NAND gate bcd subtractor full adder circuit using xor and nand gates
    Text: pASIC Macro Library HIGHLIGHTS More than 350 Architecturally Optimized Macros Includes Simple Gates and Advanced Soft Macros Includes Over 100 7400-Series TTL Building Blocks SpDE Packs as Many as 4 Macros Into a Single Logic Cell SpDE's Logic Optimize maps many simple gates into a single logic cell


    Original     		PDF 7400-Series 10-bit TTL244q TTL259 TTL261 TTL268q full subtractor circuit using xor and nand gates full subtractor circuit using nor gates 4-bit full adder using nand gates and 3*8 decoder 2 bit magnitude comparator using 2 xor gates 4-bit bcd subtractor 8 bit bcd adder subtractor BCD adder and subtractor half adder using x-OR and NAND gate bcd subtractor full adder circuit using xor and nand gates

    Socket S1g3

    Abstract: A7 B14 B12 diode S1-N13 Socket S1g2 S1G15 TTL-45 HW-133 S1-F13 S1G3
    Text: ZONE REV 01 P1 TTL0 TTL3 A2 TTL6 A3 TTL9 A4 AID6 A5 D3 D2 D1 D0 S1-M15 S1-N14 S1-P14 S1-N12 TTL1 TTL4 B2 C3 C4 TTL12 B5 TTL13 C5 TTL15 C6 TTL16 C7 TTL17 C8 TTL19 C9 AGND C10 PVCC C11 B7 AID0 A8 PVSP B8 AID1 A9 TTL18 B9 AID2 A10 AGND B10 AID3 A11 TTL44 B11


    Original     		PDF S1-M15 S1-N14 S1-P14 S1-N12 S1-K14 S1-J15 TTL11 TTL13 TTL15 TTL16 Socket S1g3 A7 B14 B12 diode S1-N13 Socket S1g2 S1G15 TTL-45 HW-133 S1-F13 S1G3

    TTL32

    Abstract: TTL20 S124 TTL-20 TTL16 HW-133 diode b27 TTL41 TTL-30 TTL38
    Text: ZONE P1 TTL0 D3 TTL3 A2 TTL6 A3 D2 D1 D0 S1-17 S1-20 S1-19 S1-18 TTL1 3/27/95 EWR FE 02 CHANGE PER DCN 7106 7/18/95 JWS ZZ 03 CHANGE PER DCN #7451 9/26/95 EWR ZZ P1 D4 B1 S1-22 S1-25 D6 TTL2 TTL4 B2 TTL5 C2 TTL7 B3 TTL8 C3 TTL10 B4 TTL11 C4 A5 TTL12 B5 TTL13


    Original     		PDF S1-17 S1-20 S1-19 S1-18 S1-22 S1-25 TTL11 S1-24 S1-26 TTL10 TTL32 TTL20 S124 TTL-20 TTL16 HW-133 diode b27 TTL41 TTL-30 TTL38

    S124

    Abstract: S1-11 socket s1 S1-50
    Text: P1 TTL0 P1 D3 A1 TTL3 A2 TTL6 A3 TTL9 A4 D2 D1 D0 S1-55 S1-52 S1-50 S1-49 TTL1 P1 D4 B1 S1-56 S1-60 D6 TTL2 C1 TTL5 C2 TTL4 B2 TTL7 B3 TTL8 C3 TTL10 B4 TTL11 C4 TTL13 C5 TTL15 C6 TTL16 C7 TTL17 C8 TTL19 C9 AGND C10 PVCC C11 TTL20 C12 TTL21 C13 TDI S1-45 S1-48


    Original     		PDF S1-55 S1-52 S1-50 S1-49 S1-56 S1-60 TTL11 TTL13 TTL15 TTL16 S124 S1-11 socket s1 S1-50

    CS 5211

    Abstract: XC1704 U2A18 A1529 ALI M16 ID99 b21 a03 aO d07 S234 TTL-45
    Text: A [00:1B] P1 P1 P1 S1-37 AOO TTLO A1 TTL3 A2 51-5 TMS 52-11 CEO TTL1 B1 DV TTL4 B2 D05 D02 51-21 TTL7 B3 5 2- 27 TTL10 B4 A5 51-40 TTL12 B5 AID5 A6 52-2 T T L14 B6 AID4 A7 PVCC B7 AIDO A8 +5V B8 TTL6 A3 TTL9 A4 AID6 AID1 DATA DO See note 5. A9 A 10 AID3 A ll


    OCR Scan     		PDF S2-12 S2-24 S2-34 TTL10 TTL12 TTL14 TTL18 TTL44 TTL27 TTL29 CS 5211 XC1704 U2A18 A1529 ALI M16 ID99 b21 a03 aO d07 S234 TTL-45

    MI b11

    Abstract: A241 ISA-96 TTL-45
    Text: TTLO TTL3 T TL6 T TL9 AID6 P1 P1 P1 DATA2 A1 DATAI A2 CEO A3 DATAD A4 S I —6 TTL1 S I —16 TTL4 51—13 TTL7 51-1 TTL10 A5 TTL12 TTL2 C1 DATA4 S I —14- TTL5 C2 DATA6 B3 TTL8 C3 B4 TTL11 C4 B2 A6 TTL14 B6 AID4 A7 PVCC B7 AIDO A8 +5V B8 AID1 A9 TTL18 B9


    OCR Scan     		PDF TTL10 TTL12 TTL14 TTL18 TTL44 TTL27' TTL29 TTL31 TTL33' TTL36 MI b11 A241 ISA-96 TTL-45

    Socket S1g1

    Abstract: HW-133 XC95144XL S1A13 TTL32 s1d1 TTL-45 s1n6 S1-N13
    Text: A1 D3 TTL3 A2 _D2_ T TL6 A3 T TL9 A4 TTLO AID6 AID5 51—A 1 P1 P1 TTL1 S1-M 13 TTL4 51—NI Z TTL7 S1-H11 TTL10 GND TTL12 A6 TTL14 B1 B6 TCK VCC A8 +5V B8 AID1 A9 TTL18 B9 AID7 A ll TTL44 A 12 AGND A 13 CGND A14 AGND MOUNTI NG HOLES B12 B16 S1-E11 B17 AGND


    OCR Scan     		PDF S1-K13 S1-M13 51-N1Z 51-G13 S1-C10 TTL10 TTL12 TTL14 TTL18 TTL44 Socket S1g1 HW-133 XC95144XL S1A13 TTL32 s1d1 TTL-45 s1n6 S1-N13

    si111

    Abstract: SI-111 S1-V11 S1L-10 HW-133 Socket S1g4 S1B14 TTL-45
    Text: P1 TTLO TTL3 TTL6 TTL9 AID6 AID5 AID4 AIDO AID1 AID2 AID3 AID7 AGND CGND AGND AGND AGND AGND AGND AGND AGND AGND AGND AGND AGND AGND AGND AGND AGND AGND AGND PVPP P1 A1 A2 A3 A4 A5 A6 A7 A8 A9 _ Q i_ S 1 -P 2 0 J22_ S 1 -V 2 0 D1 S 1 -Y 2 0 J2Ù _ S 1 -Y 1 9


    OCR Scan     		PDF S1-P20 S1-V20 S1-Y20 S1-Y19 S1-W10 S1-Y10 S1-Y14 S1-V15 S1-U18 S1-R19 si111 SI-111 S1-V11 S1L-10 HW-133 Socket S1g4 S1B14 TTL-45

    XC95108XL

    Abstract: si122 ISA-96 HW-133 RH A4 130 XC95144XL IS9B TTL-45 SI-122
    Text: P1 P1 TTLO TTL3 TTL6 TTL9 AID6 AID5 _Q3_ A1 A2 A3 A4 5 1-B O _Q2_ 5 1 -7 4 DI 5 1 -7 1 _BD_ S I— 69 TT L1 TTL4 TTL7 TTL10 GND A5 TTL12 A6 TTL14 P1 5 1 -8 2 TTL2 5 1 -8 7 TTL5 C2 B3 TTL8 C3 B4 TTL11 C4 B7 AI DO A8 +5V B8 AID1 A9 TTL18 B9 AID3 AID7 All TTL44


    OCR Scan     		PDF 51-BO TTL10 TTL12 TTL14 TTL18 TTL44 TTL27' TTL29 TTL31 TTL33' XC95108XL si122 ISA-96 HW-133 RH A4 130 XC95144XL IS9B TTL-45 SI-122

    Socket S1g4

    Abstract: ISA-96 Socket S1g2 mpg 1010 Socket S1g3 Socket S1g1 XC9536 XC9536XL TTL-30 TTL-45
    Text: P1 P1 D 3/TD I P1 TTL2 C1 S1-D2 TTL5 C2 S1-E2 TTL8 C3 TT L 10 < TTL11 C4 TT L 12 <s T T L 13 . C5 TTL14 B5 <s B6 TTL15 . C6 A7 P VC C <v TTL16 C7 AIDO A8 +5V <s AID1 A9 TT L 18 TTLO A1 S1-B3 TTL1 <s S1-C3 TTL3 • A2 S1-C2 T T L 4 <s S1-E1 TTL6 • A3 S1-B1


    OCR Scan     		PDF TTL12 TTL14 TTL18 TTL27< TTL29 TTL31 TTL33 TTL36 TTL39 TTL28 Socket S1g4 ISA-96 Socket S1g2 mpg 1010 Socket S1g3 Socket S1g1 XC9536 XC9536XL TTL-30 TTL-45