Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    TTL 74373 Search Results

    TTL 74373 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    SNJ5480J Rochester Electronics LLC Adder/Subtractor, TTL, CDIP14, Visit Rochester Electronics LLC Buy
    5480FM Rochester Electronics LLC 5480 - Multiplier, TTL, CDFP14 Visit Rochester Electronics LLC Buy
    9317CDC Rochester Electronics LLC 9317 - Decoder/Driver, TTL, CDIP16 Visit Rochester Electronics LLC Buy
    54H62FM Rochester Electronics LLC 54H62 - Gate, TTL, CDFP14 Visit Rochester Electronics LLC Buy
    5496J/B Rochester Electronics LLC 5496 - Shift Register, 5-Bit, TTL Visit Rochester Electronics LLC Buy

    TTL 74373 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    74573

    Abstract: 74574 7486 XOR GATE 7486 full adder latch 74574 7408, 7404, 7486, 7432 7490 Decade Counter 74373 cmos dual s-r latch 2 bit magnitude comparator using 2 xor gates design a BCD counter using j-k flipflop
    Text: Semiconductor Logic Device Cross-Reference Here is a comprehensive cross-reference of TTL and CMOS chips that are readily available over the counter from such places as Maplin Electronics in the UK . Tables of both TTL and CMOS devices are provided along with tables grouping chips with the same functionality together.


    Original     		PDF

    7483 4-bits parallel adder

    Abstract: ttl 74147 ttl 7442 ttl 7483 enc8to3 priority encoder 16 to 4 74148 TTL 74138 TTL 74139 CNT4BUDA ENC10TO4
    Text: VANTIS Soft Macro Reference Manual Basic Function Macros 1999 Vantis Application Center 1 TABLE OF CONTENTS Macro Name CNT4BUDA CNT4BUL CNT4DUDA CNT4DUL COMP4MAG COMP8EQ DEC2TO4 DEC3TO8 DEC4T10 DEC4T10N DEC4TO16 DFF8AR ENC10TO4 ENC8TO3 FADD1C FADD2C FADD4C


    Original     		PDF DEC4T10 DEC4T10N DEC4TO16 ENC10TO4 MUX16TO1 MUX4R21 7483 4-bits parallel adder ttl 74147 ttl 7442 ttl 7483 enc8to3 priority encoder 16 to 4 74148 TTL 74138 TTL 74139 CNT4BUDA ENC10TO4

    7474 D flip-flop

    Abstract: vhdl code for 74154 4-to-16 decoder 7478 J-K Flip-Flop vhdl code for 74194 74138 full subtractor 3-8 decoder 74138 shift register by using D flip-flop 7474 full subtractor circuit using xor and nand gates vhdl code for 8-bit BCD adder 74823 FULL ADDER
    Text: Chapter 3 - Macro Library Reference Chapter 3: The Macro Library The QuickLogic Macro Library contains over 500 macros and macro building blocks. While these macros offer a wide range of functions and flexibility, they fall into familiar functional groups. The naming conventions employed in the library are easy


    Original     		PDF

    full subtractor circuit using xor and nand gates

    Abstract: 74138 full subtractor 3-input-XOR 74138 decoder 7474 D flip-flop vhdl code for 8-bit BCD adder data sheet 74139 vhdl code for 8 bit ODD parity generator 74171 74594
    Text: Chapter 10 - Macro Library Reference Chapter 10: The Macro Library The QuickLogic Macro Library contains over 475 macros and macro building blocks. While these macros offer a wide range of functions and flexibility, they fall into familiar functional groups. The naming conventions employed in the library are easy


    Original     		PDF

    TTL 74373

    Abstract: 74373 DS5000 DS80C310 DS80C320 compared CMOS TTL Logic Family Specifications
    Text: Application Note 91 Microcontroller Design Guidelines for Reducing ALE Signal Noise www.dalsemi.com OVERVIEW The 8051 architecture allows for external program and data access through the use of Port 0 and Port 2 as an external memory interface. The 8051 architecture multiplexes the data and LSB of address on Port 0,


    Original     		PDF DS5000, DS5001, DS5002, TTL 74373 74373 DS5000 DS80C310 DS80C320 compared CMOS TTL Logic Family Specifications

    TTL 74373

    Abstract: 8051 microcontroller dallas 8051 port timing diagram 8051 microcontroller DATA SHEET 8051 microcontroller latch 74373 74373 using microcontroller 8051 DS5000 DS80C310
    Text: APPLICATION NOTE 91 Application Note 91 Microcontroller Design Guidelines for Reducing ALE Signal Noise OVERVIEW This application note will discuss ways the system designer can reduce the effects of Port 0 switching on device operation. It is applicable to any ROMless 8051


    Original     		PDF DS80C310 DS80C320. DS5000, DS5001, DS5002, TTL 74373 8051 microcontroller dallas 8051 port timing diagram 8051 microcontroller DATA SHEET 8051 microcontroller latch 74373 74373 using microcontroller 8051 DS5000

    IC 74373

    Abstract: ic 74373 datasheet 74373 free disadvantages of microcontroller IC 74373 pin diagram TTL LS latch 74373 Latches 74373 DS80C310 DS80C320
    Text: Maxim > App Notes > MICROCONTROLLERS Keywords: DS80C320, DS80C310, ALE, address latch enable, ALE noise, high-speed microcontroller, Dallas Semiconductor, multiplexed address/data May 01, 2001 APPLICATION NOTE 91 Microcontroller Design Guidelines for Reducing ALE Signal Noise


    Original     		PDF DS80C320, DS80C310, DS80C320 com/an91 DS80C310: DS80C320: APP91, Appnote91, IC 74373 ic 74373 datasheet 74373 free disadvantages of microcontroller IC 74373 pin diagram TTL LS latch 74373 Latches 74373 DS80C310 DS80C320

    8051 port timing diagram

    Abstract: TTL 74373 multiplexing demultiplexing in microcontroller DS5000 DS80C310 DS80C320 latch 74373
    Text: APPLICATION NOTE 91 Application Note 91 Microcontroller Design Guidelines for Reducing ALE Signal Noise OVERVIEW The 8051 architecture allows for external program and data access through the use of Port 0 and Port 2 as an external memory interface. The 8051 architecture multiplexes the data and LSB of address on Port 0, requiring


    Original     		PDF DS5000, DS5001, DS5002, 8051 port timing diagram TTL 74373 multiplexing demultiplexing in microcontroller DS5000 DS80C310 DS80C320 latch 74373

    TTL 74139

    Abstract: 74153 mux MSI 74148 16cudslr CI 74138 sn 74373 8mcomp 7404 7408 7432 7408, 7404, 7486, 7432 Flip-Flop 7471
    Text: PLSLIB-TTL /$ ^ n^ X LIBRARY • TTL MacroFunction Library Diskette. • ADLIB, Altera Design Librarian Diskette. To increase design ease and productivity Altera has created M acroFunctions. These are high level building blocks that allow the user to design at


    OCR Scan     		PDF

    JRC 45600

    Abstract: YD 803 SGS 45600 JRC TDA 7277 TDA 5072 krp power source sps 6360 2904 JRC Sony SHA T90 SA philips HFE 4541
    Text: I SEMICON INDEXES Contents and Introduction Manufacturers' Information V O LU M E 3 INTERNATIONAL INTEGRATED CIRCUITS INDEX 15th EDITION 1997 Numerical Listing of Integrated Circuits Substitution Guide U D C 621.382.3 Diagram s THE S E M IC O N INTERNATIONAL INDEXES


    OCR Scan     		PDF ZOP033 ZOP035 ZOP036 ZOP037 ZOP038 ZOP039 ZOP045 ZOP042 ZOP041 ZOP043 JRC 45600 YD 803 SGS 45600 JRC TDA 7277 TDA 5072 krp power source sps 6360 2904 JRC Sony SHA T90 SA philips HFE 4541

    7408, 7404, 7486, 7432

    Abstract: RF400U functional diagram of 7400 and cd 4011 ls 7404 180 nm CMOS standard cell library TEXAS INSTRUMENTS 74191 4BITS s273 buffer 74374 7408 CMOS cmos 7404
    Text: TGC100 Series CMOS Gate Arrays RELEASE 3.0, REVISED JANUARY 1990 • Twelve Arrays with up to 26K Available Gates • Fast Prototype Turnaround Time • Extensive Design Support - Design Libraries Compatible with Daisy, Valid, and Mentor CAE Systems - Tl Regional ASIC Design Centers


    OCR Scan     		PDF TGC100 20-mA Sink/12mA TDB10LJ 120LJ TDC11LJ TDN11LJ 100MHz 7408, 7404, 7486, 7432 RF400U functional diagram of 7400 and cd 4011 ls 7404 180 nm CMOS standard cell library TEXAS INSTRUMENTS 74191 4BITS s273 buffer 74374 7408 CMOS cmos 7404

    asynchronous 4bit up down counter using jk flip flop

    Abstract: counter 74168 Multiplexer 74152 3-8 decoder 74138 synchronous counter using 4 flip flip 74183 alu 7444 series Excess-3-gray code to Decimal decoder MH 74151 counter 74169 74169 SYNCHRONOUS 4-BIT BINARY COUNTER
    Text: • GENERAL DESCRIPTION T h e M S M 7 0 V 0 0 0 series is the gate array LSI based on the m aster slice m e th o d using the high p erfo rm an ce silicon gate 1.5 m ic ro n H C M O S process w ith th e d u a l-la y e r m etal structure. T his series has th e features to easily realize fu n c tio n s o f th e s c h m itt trigger, c ry s ta l/


    OCR Scan     		PDF MSM70V000 MSM70V000, asynchronous 4bit up down counter using jk flip flop counter 74168 Multiplexer 74152 3-8 decoder 74138 synchronous counter using 4 flip flip 74183 alu 7444 series Excess-3-gray code to Decimal decoder MH 74151 counter 74169 74169 SYNCHRONOUS 4-BIT BINARY COUNTER

    function of latch ic 74373

    Abstract: full adder using ic 74138 pins and their function in ic 74163 encoder IC 74147 74373 cmos dual s-r latch sn 74373 74373 latch ic 74541 buffer MSM7000 MSM70000
    Text: • GENERAL DESCRIPTION The M S M 7 0 0 0 0 series is the gate array L S I based on the master slice method using the high performance silicon gate H C M O S process with the dual-layer metal structure. This series has the features to easily realize functions-of the schm itt trigger, crystal/


    OCR Scan     		PDF MSM70000 MSIW71000 MSM74000] function of latch ic 74373 full adder using ic 74138 pins and their function in ic 74163 encoder IC 74147 74373 cmos dual s-r latch sn 74373 74373 latch ic 74541 buffer MSM7000

    0221l

    Abstract: APPLICATION NOTES CD 7474 IC bit-slice TGC119 TGC100 IPF 830 RC02X ci 7432 ttl DTN20 tsg 271
    Text: TGC100 Series 1-|im CMOS Gate Arrays RELEASE 4.0. REVISED SEPTEMBER 1991 14 Arrays with up to 26K Available Gates C E LL C O LU M N Fast Prototype Turnaround Time W IR IN G C H A N N E L Extensive Design Support -Design Libraries Compatible With Valid,u and Mentor CAE Systems


    OCR Scan     		PDF TGC100 16-mA Slnk/12-mA 0221l APPLICATION NOTES CD 7474 IC bit-slice TGC119 IPF 830 RC02X ci 7432 ttl DTN20 tsg 271

    AOI211

    Abstract: MX08 IC TTL 7400 schematic AOI33 8 bit full adder "8 bit full adder" LA01 BCD-TO-7-SEGMENT DECODER 74151H TR-C06
    Text: ÉNATL SEUICOND {MEMORY} OSE D | b S O llBb P 0 bl3Cm FGC Series t J^p^ Advanced 2-MlCrOll CMOS Gate Array Family fa T rc h T ld ASchlum bergerCom pany Description Array Organization The FGC Series is an advanced, high performance CMOS gate array family designed for LSI implementation of existing


    OCR Scan     		PDF FGC6000 7482H 7483H 7485H 7486H 7487H 74125H 74182H 74242H 74244H AOI211 MX08 IC TTL 7400 schematic AOI33 8 bit full adder "8 bit full adder" LA01 BCD-TO-7-SEGMENT DECODER 74151H TR-C06

    74194 shift register

    Abstract: 74377 register logicaps shift register by using D flip-flop 7474 74191 counter 74377 Latches 74373 altera logicaps TTL library 74374 74373 ttl 74191
    Text: €Pßl400 PROGRAMMABLE BUS PERIPHERAL FEATURES GENERAL DESCRIPTION • Bus I/O —Register Intensive Buster EPLD The EPB1400 (Buster) EPLD from Altera repre­ sents the firs t M icro proce ssor Peripheral UserConfigurable at the Silicon level. The device consists


    OCR Scan     		PDF 25MHz EPB1400 EPB1400 74194 shift register 74377 register logicaps shift register by using D flip-flop 7474 74191 counter 74377 Latches 74373 altera logicaps TTL library 74374 74373 ttl 74191

    74139 for bcd to excess 3 code

    Abstract: design a bcd counter using jk flip flop ttl 74118 priority encoder 74148 jk flip flop to d flip flop conversion alu 74381 74541 buffer design excess 3 counter using 74161 two 3 to 8 decoders 74138 7444 series Excess-3-gray code to Decimal decoder
    Text: • G E N E R A L D ESCRIPTIO N T h e M S M 7 0 H 0 0 0 series is the gate array L S I based on the m aster slice m ethod using the high perfo rm an ce silico n gate 2 m icro n H C M O S process w ith the d u al-layer m etal s tru ctu re . T h is series has the featu res to ea sily realize fu n c tio n s o f the sch m itt trig ger, c ry s ta l/


    OCR Scan     		PDF MSM70H000 MSM70H000, 74139 for bcd to excess 3 code design a bcd counter using jk flip flop ttl 74118 priority encoder 74148 jk flip flop to d flip flop conversion alu 74381 74541 buffer design excess 3 counter using 74161 two 3 to 8 decoders 74138 7444 series Excess-3-gray code to Decimal decoder

    74138n

    Abstract: buffer 74374 74373 cmos dual s-r latch of IC 74191 G701
    Text: • GENERAL DESCRIPTION T h e M S M 7 0 H 0 0 0 series is the gate array LSI based on the m aster slice m e th o d using the high p erfo rm a n c e silicon gate 2 m ic ro n H C M O S process w ith th e d u a l-la y e r m etal structure. T h is series has th e features to easily realize fu n c tio n s o f th e s c h m itt trigger, c ry s ta l/


    OCR Scan     		PDF

    74LS82

    Abstract: 74245 BIDIRECTIONAL BUFFER IC ic 4583 schmitt trigger core bit excess 3 adder using IC 7483 advantages for ic 7473 4 BIT COUNTER 74669 la 4508 ic schematic diagram XF107 74295 random number generator by using ic 4011 and 4017
    Text: General Features The SCxD4 series of high performance CMOS gate arrays offers the user the ability to realise customised VLSI inte­ grated circuits featuring the speed performance previously obtainable only with bipolar technologies whilst retaining all the advantages of CMOS technology; low power consum p­


    OCR Scan     		PDF

    744040

    Abstract: 744017 Scx6206 sn 74373 latch 74574 744020 Flip-Flop 7471 74292 74299 universal shift register SCX6218
    Text: July 1985 Jim Semiconductor SCX microCMOS Gate Array Family Application Guide TABLE OF CONTENTS General Description . 2 2.0 Product F eatures. 2.0.1 Enhanced Product Features.


    OCR Scan     		PDF AA32096 744040 744017 Scx6206 sn 74373 latch 74574 744020 Flip-Flop 7471 74292 74299 universal shift register SCX6218

    74ls82

    Abstract: 74245 BIDIRECTIONAL BUFFER IC 74ls150 ph 4531 diode 4583 dual schmitt trigger ic D flip flop 7474 74245 BUFFER IC ic 7483 BCD adder data sheet ic 74139 Quad 2 input nand gate cd 4093
    Text: General Features The SCxD4 series of high perform ance CM O S gate arrays offers the user the ability to realise custom ised VLSI inte­ grated circuits featuring the speed perform ance previously obtainable only with bipo lar tech nolog ies whilst retaining all


    OCR Scan     		PDF

    sn 74373

    Abstract: SN 74114 logic diagram of ic 74112 IC 7486 xor IC 7402, 7404, 7408, 7432, 7400 7486 xor IC sn 74377 IC TTL 7486 xor IC TTL 7495 diagram and truth table IC 74374
    Text: PLS-WS/SN MAX+PLUS II Programmable Logic Software for Sun Workstations Data Sheet September 1991, ver. 1 Features J J □ □ □ J □ IJ Softw are supp ort for Classic, M A X 5000, M A X 7000, and S T G EPLD s Runs on Sun S P A R C s ta tio n s with S u n O S version 4.1.1 or h igher


    OCR Scan     		PDF

    744040

    Abstract: scx6206 74589 744020 Flip-Flop 7471 744017 744017 counter sn 74373 scx6218 74395
    Text: July 1985 SCX m icroC M O S G ate A rray Fam ily A pplication G uide TABLE OF CONTENTS 1.0 General Description . 2 2.0 Product Features. 2 Enhanced Product Features. . 2


    OCR Scan     		PDF AA32096 744040 scx6206 74589 744020 Flip-Flop 7471 744017 744017 counter sn 74373 scx6218 74395

    EP1200

    Abstract: Altera ep1200
    Text: ry T \ u s e r -c o n fig u r a b le MICROPROCESSOR PERIPHERAL C D D U n n C i D I t U U GENERAL DESCRIPTION FEATURES Bus I/O — Register Intensive BUSTER EPLD. Erasable, User-Configurable Logic Device for Customized Microprocessor Peripheral Functions.


    OCR Scan     		PDF 32-bit 25MHz EPB1400 EP1200 Altera ep1200