Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    TREE DATA STRUCTURE Search Results

    TREE DATA STRUCTURE Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    NFMJMPC226R0G3D Murata Manufacturing Co Ltd Data Line Filter, Visit Murata Manufacturing Co Ltd
    NFM15PC755R0G3D Murata Manufacturing Co Ltd Feed Through Capacitor, Visit Murata Manufacturing Co Ltd
    NFM15PC435R0G3D Murata Manufacturing Co Ltd Feed Through Capacitor, Visit Murata Manufacturing Co Ltd
    NFM15PC915R0G3D Murata Manufacturing Co Ltd Feed Through Capacitor, Visit Murata Manufacturing Co Ltd
    MP-52RJ11SNNE-100 Amphenol Cables on Demand Amphenol MP-52RJ11SNNE-100 Shielded CAT5e 2-Pair RJ11 Data Cable [AT&T U-Verse & Verizon FiOS Data Cable] - CAT5e PBX Patch Cable with 6P6C RJ11 Connectors (Straight-Thru) 100ft Datasheet

    TREE DATA STRUCTURE Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    MC14531B

    Abstract: MC14XXXBCL MC14XXXBCP MC14XXXBD MC14531
    Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA MC14531B 12-Bit Parity Tree L SUFFIX CERAMIC CASE 620 The MC14531B 12–bit parity tree is constructed with MOS P–channel and N–channel enhancement mode devices in a single monolithic structure. The circuit consists of 12 data–bit inputs D0 thru D11 , and even or odd parity


    Original     		PDF MC14531B 12-Bit MC14531B MC14531B/D* MC14531B/D MC14XXXBCL MC14XXXBCP MC14XXXBD MC14531

    ADS1211 C51 Microcontroller

    Abstract: TLV5630 source code 8051 Family with interfacing mic standalone data acquisition system for 8051 tcs2301 TCS230 laser diode DVD 100mw TMS320C5416 DSP temperature sensor PIC ads1112 circuit diagram for DAC interfacing with 8051 mic
    Text: R E A L W O R L D S I G N A L P TM R O C E S S I N G Data Converter Selection Guide 3Q 2004 Includes 2 ➔ Data Converter Selection Guide Data Converter Selection Tree Page 42 Precision Analog Voltage References Page 43 Precision Analog Op Amps for ADCs Pages 4-7


    Original     		PDF MSC12xx MSP430, C2000TM, C5000TM, C6000TM, TMS320C54x, TMS320C55x, TNS320C28x, C6000, SLAB042A ADS1211 C51 Microcontroller TLV5630 source code 8051 Family with interfacing mic standalone data acquisition system for 8051 tcs2301 TCS230 laser diode DVD 100mw TMS320C5416 DSP temperature sensor PIC ads1112 circuit diagram for DAC interfacing with 8051 mic

    FLUKE 8840a

    Abstract: FIR FILTER implementation xilinx FLUKE 23 structure of clb lcd graphics display 64128 fluke 23 data sheet Xilinx counter EPF10K100A EPF10K100ARC240-3 XC4000
    Text: Power Measurements: FLEX 10KA vs. XC4000 Devices T E C H N I C A L B R I E F 4 1 M A R C H 1 9 9 8 Many factors, such as supply voltage, current consumption, die size, and routing structure, affect semiconductor power consumption. For devices with the same supply voltages, the device current


    Original     		PDF XC4000 -DB-0198-01) M-TB-023-02) EPF10K100, EPF10K100A FLUKE 8840a FIR FILTER implementation xilinx FLUKE 23 structure of clb lcd graphics display 64128 fluke 23 data sheet Xilinx counter EPF10K100ARC240-3

    FLUKE 8840a

    Abstract: Dual-Port RAM ep20k100 board "Dual-Port RAM" FLUKE 75 lcd graphics display 64128 Xilinx XCV150 fluke 77 EP20K100 EP20K100E
    Text: Power Consumption Comparison: APEX 20K vs. Virtex Devices Technical Brief 57 October 1999, ver. 1 Introduction Altera Corporation 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com https://websupport.altera.com Many factors, such as supply voltage, current consumption, die size, and routing structure,


    Original     		PDF XCV150, FLUKE 8840a Dual-Port RAM ep20k100 board "Dual-Port RAM" FLUKE 75 lcd graphics display 64128 Xilinx XCV150 fluke 77 EP20K100 EP20K100E

    Untitled

    Abstract: No abstract text available
    Text: XPressArray-II 0.15mm Structured ASIC Data Sheet 1.0 Key Features • Next-generation 0.15µm structured ASIC • Platform for high-performance 1.5V/1.2V ASICs and FPGA-to-ASIC conversions • NRE and production cost savings • Significant time-to-market advantages


    Original     		PDF 210MHz 500MHz 332kbits 18kbit 330MHz

    XC3S1000-FT256

    Abstract: XC3S1000-FG456 XC2VP30-FF896 XILINX/SPARTAN-3 XC3S200 XC2V3000-BG728 XC2VP4-FG456 XC3S200FT256 XC2V1000-FG456 XC2V3000-FG676 XC2VP20 fg676
    Text: XPressArray-II 0.15mm Structured ASIC Data Sheet 1.0 Key Features • Next-generation 0.15µm structured ASIC • Platform for high-performance 1.5V/1.2V ASICs and FPGA-to-ASIC conversions • NRE and production cost savings • Significant time-to-market advantages


    Original     		PDF 210MHz 500MHz 332kbits 18kbit 330MHz XC3S1000-FT256 XC3S1000-FG456 XC2VP30-FF896 XILINX/SPARTAN-3 XC3S200 XC2V3000-BG728 XC2VP4-FG456 XC3S200FT256 XC2V1000-FG456 XC2V3000-FG676 XC2VP20 fg676

    ra1613

    Abstract: FB360 HSTL18 XC2V3000-BG728 XC3S1000-FT256 XC3S200-ft256 X2P376 X2P528 X2P680 BGA 728 35x35 1.27
    Text: XPressArray-II 0.15mm Structured ASIC Data Sheet 1.0 Key Features • Next-generation 0.15mm hybrid structured ASIC • Initializable distributed memory at speeds up to 210MHz • Platform for high-performance 1.5V/1.2V ASICs and FPGAto-ASIC conversions • Configurable signal, core and I/O power supply pin locations


    Original     		PDF 210MHz PCI33, PCI66, ra1613 FB360 HSTL18 XC2V3000-BG728 XC3S1000-FT256 XC3S200-ft256 X2P376 X2P528 X2P680 BGA 728 35x35 1.27

    Untitled

    Abstract: No abstract text available
    Text: XPressArray-II 0.15mm Structured ASIC Data Sheet 1.0 Key Features • Next-generation 0.15mm hybrid structured ASIC • Initializable distributed memory at speeds up to 210MHz • Platform for high-performance 1.5V/1.2V ASICs and FPGAto-ASIC conversions • Configurable signal, core and I/O power supply pin locations


    Original     		PDF 210MHz PCI33, PCI66, X2P680 X2P846

    DESIGN AND IMPLEMENTATION 16-BIT BARREL SHIFTER

    Abstract: Virtex-4 barrel shifter barrel shifter with flip flop 16-bit adder code using xilinx code
    Text: White Paper Stratix II vs. Virtex-4 Performance Comparison Altera Stratix® II devices use a new and innovative logic structure called the adaptive logic module ALM to make Stratix II devices the industry’s biggest and fastest FPGAs. With the Stratix II ALM


    Original     		PDF 90-nm DESIGN AND IMPLEMENTATION 16-BIT BARREL SHIFTER Virtex-4 barrel shifter barrel shifter with flip flop 16-bit adder code using xilinx code

    circuit diagram of 8-1 multiplexer design logic

    Abstract: BCD adder and subtractor vhdl code for 8-bit BCD adder verilog code for barrel shifter 8 bit bcd adder/subtractor full subtractor implementation using 4*1 multiplexer VIRTEX 4 LX200 vhdl for 8-bit BCD adder DESIGN AND IMPLEMENTATION 16-BIT BARREL SHIFTER 16 bit carry select adder verilog code
    Text: White Paper Stratix II vs. Virtex-4 Density Comparison Introduction Altera Stratix® II devices are built using a new and innovative logic structure called the adaptive logic module ALM to make Stratix II devices the industry’s biggest and fastest FPGAs. The ALM packs more


    Original     		PDF

    TRANSISTOR SD 2689

    Abstract: inverter ic 3524 application mg76 HL 100 Transistor oki cross ambit inverter circuit WinNT40
    Text: DATA SHEET O K I A S I C P R O D U C T S MG74K/75K/76K 0.15µm Customer Structured Arrays March 2003 • ■ –––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––


    Original     		PDF MG74K/75K/76K MG74K/75K/76K TRANSISTOR SD 2689 inverter ic 3524 application mg76 HL 100 Transistor oki cross ambit inverter circuit WinNT40

    churn

    Abstract: k-means social networks
    Text: IBM Software Business Analytics IBM SPSS Modeler Premium IBM SPSS Modeler Premium Improve model accuracy with structured and unstructured data, entity analytics and social network analysis Highlights Solve business problems faster with analytical techniques that deliver


    Original     		PDF YTD03133-USEN-00 churn k-means social networks

    resistor 1r-1W

    Abstract: XP444HE XP568HE XP708HE XP830HE XP170HE XP220HE XP272HE XP378HE LVPECL33
    Text: XPressArray High Density 0.18µm Structured ASIC Datasheet 1.0 Key Features • Supports LVTTL, LVCMOS, PCI, PCI-X, HSTL, SSTL, GTL/+, LVPECL, LVDS, BLVDS • 1.5V, 1.8V, 2.5V and 3.3V capable I/O • True 3.3V tolerance with no external resistor necessary


    Original     		PDF g1-50MHz 200-800MHz 1-800MHz 50-150ps 5-10ps 55-120ps 100-2000ps 100-500ps FOUT90, FOUT180, resistor 1r-1W XP444HE XP568HE XP708HE XP830HE XP170HE XP220HE XP272HE XP378HE LVPECL33

    Untitled

    Abstract: No abstract text available
    Text: XPressArray 0.18µm Structured ASIC Datasheet 1.0 Key Features • Supports LVTTL, LVCMOS, PCI, PCI-X, HSTL, SSTL, GTL/+, LVPECL, LVDS, BLVDS • 1.5V, 1.8V, 2.5V and 3.3V capable I/O • True 3.3V tolerance with no external resistor necessary • Up to 830 user I/Os


    Original     		PDF 40MHz 200-800MHz 1-800MHz 50-150ps 5-10ps 55-120ps 100-2000ps 100-500ps FOUT90, FOUT180,

    82C54 oki

    Abstract: ic 74151 RB35 ic 74151 specification ic 74163 oki 82c54 oki cross MSM92RB01 MSM92RB02 rb19
    Text: DATA SHEET O K I A S I C P R O D U C T S MSM30R/32R/92R 0.5µm Sea Of Gates and Customer Structured Arrays July 2001 • ■ –––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––


    Original     		PDF MSM30R/32R/92R MSM30R/32R/92R 82C54 oki ic 74151 RB35 ic 74151 specification ic 74163 oki 82c54 oki cross MSM92RB01 MSM92RB02 rb19

    ic 74151

    Abstract: ic 74163 oki cross MSM92RB01 MSM92RB02 msm32r0120 oki 82c54 82C54 oki of ic 74151 30R06
    Text: MSM30R0000/MSM32R0000/MSM92R000 Second-Generation 0.5µm Sea of Gates and Customer Structured Arrays DESCRIPTION Oki's second-generation 0.5µ m ASIC products are available in both Sea Of Gates SOG and Customer Structured Array (CSA) architectures. The MSM30R Series, MSM32R Series, and MSM92R Series all offer


    Original     		PDF MSM30R0000/MSM32R0000/MSM92R000 MSM30R MSM32R MSM92R adap88 92R126x126 ic 74151 ic 74163 oki cross MSM92RB01 MSM92RB02 msm32r0120 oki 82c54 82C54 oki of ic 74151 30R06

    5 to 32 decoder using 3 to 8 decoder vhdl code

    Abstract: vhdl code for huffman decoding vhdl code 16 bit processor XC6200 vhdl code for sr flipflop vhdl code for flip-flop vhdl code for multiplexer 8 to 1 using 2 to 1 vhdl code for multiplexer 4 to 1 using 2 to 1 vhdl code for multiplexer 16 to 1 using 4 to 1 XAPP085
    Text: APPLICATION NOTE R A Fax Decoder on the XC6200 XAPP 085 July 25, 1997 Version 1.0 Application Note by Douglas M Grant Summary Part of a fax decoder circuit is designed in VHDL which, with the aid of with some simple software, can decode fax-format data. The circuit is mapped onto a XC6216 FPGA within XC6000DS development system PCI board to


    Original     		PDF XC6200 XC6216 XC6000DS XC6000DS 5 to 32 decoder using 3 to 8 decoder vhdl code vhdl code for huffman decoding vhdl code 16 bit processor XC6200 vhdl code for sr flipflop vhdl code for flip-flop vhdl code for multiplexer 8 to 1 using 2 to 1 vhdl code for multiplexer 4 to 1 using 2 to 1 vhdl code for multiplexer 16 to 1 using 4 to 1 XAPP085

    TNETX3100

    Abstract: "Spanning Tree" DSA00174009 "routing tables"
    Text: Implementing the Spanning Tree Algorithm Using TNETX15VE and TNETX3150 APPLICATION REPORT: SDNA010A Networking Business Unit May 1997 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of


    Original     		PDF TNETX15VE TNETX3150 SDNA010A) SDNA010A TNETX3100 "Spanning Tree" DSA00174009 "routing tables"

    Untitled

    Abstract: No abstract text available
    Text: Hardware Device Tree Editor User Guide Document Number: QCSHWDTUG Rev 3.0, 09/2013 Hardware Device Tree Editor User Guide, Rev. 3.0, 09/2013 2 Freescale Semiconductor, Inc. Contents Section number Title Page Chapter 1 QorIQ Configuration Suite Device Tree Editor


    Original     		PDF

    82C54 oki

    Abstract: ic 74151 oki 82c54 OKI SEMICONDUCTOR RB35 ic 74151 specification oki cross MSM92RB01 MSM92RB02
    Text: DATA SHEET O K I A S I C P R O D U C T S MSM30R/32R/92R 0.5µm Sea Of Gates and Customer Structured Arrays August 2002 • ■ –––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––


    Original     		PDF MSM30R/32R/92R MSM30R/32R/92R 82C54 oki ic 74151 oki 82c54 OKI SEMICONDUCTOR RB35 ic 74151 specification oki cross MSM92RB01 MSM92RB02

    Untitled

    Abstract: No abstract text available
    Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA M C14531B 12-B it Parity Tree L SUFFIX CERAMIC CASE 620 The MC14531B 12 -b it parity tree is constructed with MOS P -channel and N -channel enhancem ent mode devices in a single monolithic structure. The circuit consists of 12 d a ta -b it inputs DO thru D11 , and even or odd parity


    OCR Scan     		PDF C14531B MC14531B 12-bits MC14531B/D

    MC14531B

    Abstract: MC14XXXBCL MC14XXXBCP MC14XXXBD
    Text: M OTOROLA SEMICONDUCTOR TECHNICAL DATA M C14531B 12-Bit Parity Tree L SUFFIX CERAM IC CASE 620 The MC14531B 12 -b it parity tree is constructed with MOS P -channel and N -channel enhancement mode devices in a single monolithic structure. The circuit consists of 12 d a ta -b it inputs DO thru D11 , and even or odd parity


    OCR Scan     		PDF MC14531B 12-Bit MC14531B MC14531B/D MC14531B/D MC14XXXBCL MC14XXXBCP MC14XXXBD

    4531b

    Abstract: No abstract text available
    Text: M O T O R O L A M CI 4531B 12-BIT PARITY TREE CMOS MSI The M C 1 4 5 3 1 B 12-bit p arity tree is constructed w ith M O S Pchannei and N-c:hannel enhancem ent mode devices in a single m ono­ lithic structure. The circuit consists o f 12 data-bit inputs { 0 0 thru


    OCR Scan     		PDF 4531B 12-BIT 12-bits 4531b

    Untitled

    Abstract: No abstract text available
    Text: MOTOROLA MCI 453 IB 12-BIT P A R IT Y TR E E Th e M C 145 31B 12-bit parity tree is constructed w ith M OS Pchannel and N-channel enhancem ent m ode devices in a single m o n o ­ lithic structure. T h e circuit consists o f 12 data-bit inputs DO thru D 11 , and even or odd parity selection input (W) and an o u tp u t (Q ).


    OCR Scan     		PDF 12-BIT 12-bits