PEX8114
Abstract: C60H PEX8114-BA13BIG tlp 759 datasheet PEX8114BA PCI express PCB footprint pex 8112 pci express tlp serial eeprom 1994 BE6A15
Text: ExpressLane PEX 8114BA PCI Express-to-PCI/PCI-X Bridge Data Book Version 1.2 March 2007 Website www.plxtech.com Technical Support www.plxtech.com/support Phone 800 759-3735 408 774-9060 FAX 408 774-2169 Copyright 2007 by PLX Technology, Inc. All Rights Reserved – Version 1.2
|
Original
|
PDF
|
8114BA
PEX8114RDK-R
8114BA
PEX8114
C60H
PEX8114-BA13BIG
tlp 759 datasheet
PEX8114BA
PCI express PCB footprint
pex 8112
pci express tlp
serial eeprom 1994
BE6A15
|
PEX8532-BC25BIG
Abstract: PEX8532 965H 06FFFFFFH 449H PEX8532-BC25BI PEX8532-BB25BI plx pex PEX8111
Text: ExpressLane PEX 8532AA/BA/BB/BC 8-Port/32-Lane Versatile PCI Express Switch Data Book Version 1.6 February 2007 Website www.plxtech.com Technical Support www.plxtech.com/support/ Phone 800 759-3735 408 774-9060 FAX 408 774-2169 Copyright 2007 by PLX Technology, Inc. All Rights Reserved – Version 1.6
|
Original
|
PDF
|
8532AA/BA/BB/BC
8-Port/32-Lane
PEX8532-BC25BIG
PEX8532
965H
06FFFFFFH
449H
PEX8532-BC25BI
PEX8532-BB25BI
plx pex
PEX8111
|
PEX8524-BC25BI
Abstract: 8524BB 8524AA D40H s 9413 re-enumeration PEX8111 pex 8516
Text: ExpressLane PEX 8524VAA/BB/BC and PEX 8524BB/BC 6-Port/24-Lane Versatile PCI Express Switch Data Book Version 1.5 February 2007 Website www.plxtech.com Technical Support www.plxtech.com/support/ Phone 800 759-3735 408 774-9060 FAX 408 774-2169 Copyright 2007 by PLX Technology, Inc. All Rights Reserved – Version 1.5
|
Original
|
PDF
|
8524VAA/BB/BC
8524BB/BC
6-Port/24-Lane
8524BB
8524BC
PEX8524-BC25BI
8524BB
8524AA
D40H
s 9413
re-enumeration
PEX8111
pex 8516
|
tlp 453
Abstract: CY37032V
Text: 6V CY37032V PRELIMINARY UltraLogicTM 32-Macrocell ISRTM CPLD — tPD = 8.5 ns Features — tS = 5.0 ns • 32 macrocells in two logic blocks • 3.3V In-System Reprogrammable ISR™ — JTAG-compliant on-board programming • • • • • • • •
|
Original
|
PDF
|
CY37032V
32-Macrocell
tlp 453
CY37032V
|
Untitled
Abstract: No abstract text available
Text: CY37192V UltraLogic 3.3V 192-Macrocell ISR™ CPLD — tPD = 12.0 ns Features — tS = 7.0 ns • 192 macrocells in twelve logic blocks • IEEE standard 3.3V operation — 3.3V ISR • • • • • • • • • — 5V tolerant • 3.3V In-System Reprogrammable™ ISR™
|
Original
|
PDF
|
CY37192V
192-Macrocell
|
CY37192
Abstract: CY37192V
Text: PRELIMINARY CY37192V UltraLogic 3.3V 192-Macrocell ISR™ CPLD — tPD = 12 ns Features — tS = 7 ns • 192 macrocells in twelve logic blocks • IEEE standard 3.3V operation — 3.3V ISR • • • • • • • • • — 5V tolerant • 3.3V In-System Reprogrammable™ ISR™
|
Original
|
PDF
|
CY37192V
192-Macrocell
CY37192
CY37192V
|
CY37192
Abstract: CY37192V
Text: Back PRELIMINARY CY37192V UltraLogic 3.3V 192-Macrocell ISR™ CPLD — tPD = 12 ns Features — tS = 7 ns • 192 macrocells in twelve logic blocks • IEEE standard 3.3V operation — 3.3V ISR • • • • • • • • • — 5V tolerant • 3.3V In-System Reprogrammable™ ISR™
|
Original
|
PDF
|
CY37192V
192-Macrocell
CY37192
CY37192V
|
PEX8311
Abstract: PEX8311-AA66BCF 8311AA PCI9056 PEX8311-AA66BC 83111 relay cross reference matrix - 2088 - BH plx 9054 blast fsm lhold lholda PowerQUICC Processors
Text: C N ON D F A I D R E E N Q T U I IR A L E D ExpressLane PEX 8311AA PCI Express-to-Generic Local Bus Bridge Data Book Version 0.95 March 2007 Website www.plxtech.com Technical Support www.plxtech.com/support Phone 800 759-3735 408 774-9060 FAX 408 774-2169
|
Original
|
PDF
|
8311AA
8311AA
PEX8311
PEX8311-AA66BCF
PCI9056
PEX8311-AA66BC
83111
relay cross reference
matrix - 2088 - BH
plx 9054 blast fsm lhold lholda
PowerQUICC Processors
|
CY37192
Abstract: CY37192V ultraISR CABLE
Text: 7192 Back CY37192 UltraLogic 192-Macrocell ISR™ CPLD Features • • • • • • • • • • • 192 macrocells in twelve logic blocks • In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming — Design changes don’t cause pinout changes
|
Original
|
PDF
|
CY37192
192-Macrocell
160-pin
CY37192
CY37192V
ultraISR CABLE
|
CY37192
Abstract: CY37192V tlp 453
Text: PRELIMINARY CY37192 UltraLogic 192-Macrocell ISR™ CPLD Features • • • • • • • • • • • 192 macrocells in twelve logic blocks • In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming — Design changes don’t cause pinout changes
|
Original
|
PDF
|
CY37192
192-Macrocell
160-pin
CY37192
CY37192V
tlp 453
|
Untitled
Abstract: No abstract text available
Text: CY37064V PRELIMINARY UltraLogic 3.3V 64-Macrocell ISR™ CPLD Features — tPD = 8.5 ns — tS = 5.0 ns • 64 macrocells in four logic blocks • 3.3V In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming — tCO = 6.0 ns Product-term clocking
|
Original
|
PDF
|
CY37064V
64-Macrocell
|
Marvell PHY 88E1111 Datasheet
Abstract: 88E1111 88E1111 PHY registers map 88E1145 Marvell 88E1111 Transceiver Marvell PHY 88E1111 stratix iii Datasheet vhdl code for ddr2 vhdl median filter programming 88E1111 vhdl code for FFT 32 point
Text: MegaCore IP Library Release Notes and Errata 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Library Version: Document Version: Document Date: 9.0 9.0.5 1 July 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
PDF
|
|
CY37128V-83
Abstract: 35VCCI
Text: CY37128V PRELIMINARY UltraLogic 3.3V 128-Macrocell ISR™ CPLD — tPD = 10.0 ns Features — tS = 5.5 ns • 128 macrocells in eight logic blocks • 3.3V In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming • • • • •
|
Original
|
PDF
|
CY37128V
128-Macrocell
CY37128V-83
35VCCI
|
ultraISR CABLE
Abstract: No abstract text available
Text: PRELIMINARY CY37384V UltraLogic 3.3V 384-Macrocell ISR™ CPLD Fully Routable with 100% Logic Utilization Features The CY37384V is designed with a robust routing architecture which allows utilization of the entire device with a fixed pinout. This makes Ultra37000 optimal for implementing on-board design changes using ISR without changing pinouts.
|
Original
|
PDF
|
CY37384V
384-Macrocell
ultraISR CABLE
|
|
|
CY37256
Abstract: CY37256V O116
Text: Back PRELIMINARY CY37256V UltraLogic 3.3V 256-Macrocell ISR™ CPLD — tPD = 12 ns Features — tS = 7 ns • 256 macrocells in sixteen logic blocks • 3.3V In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming • • • • •
|
Original
|
PDF
|
CY37256V
256-Macrocell
CY37256
CY37256V
O116
|
CY37256
Abstract: CY37256V
Text: PRELIMINARY CY37256V UltraLogic 3.3V 256-Macrocell ISR™ CPLD — tPD = 12 ns Features — tS = 7 ns • 256 macrocells in sixteen logic blocks • 3.3V In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming • • • • • •
|
Original
|
PDF
|
CY37256V
256-Macrocell
CY37256
CY37256V
|
tlp 453
Abstract: No abstract text available
Text: fax id: 6151 PRELIMINARY Ultra37192V UltraLogic 3.3V 192-Macrocell ISR™ CPLD — tPD = 10 ns Features — tS = 5.5 ns • 192 macrocells in twelve logic blocks • IEEE standard 3.3V operation — 3.3V ISR • • • • • • • • • — 5V tolerant
|
Original
|
PDF
|
Ultra37192V
192-Macrocell
IEEE1149
tlp 453
|
XIO3130
Abstract: GPIO14
Text: XIO3130 Data Manual PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Literature Number: SLLS693E
|
Original
|
PDF
|
XIO3130
SLLS693E
XIO3130
GPIO14
|
PC MOTHERBOARD msi SERVICE MANUAL
Abstract: No abstract text available
Text: XIO3130 Data Manual PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Literature Number: SLLS693D
|
Original
|
PDF
|
XIO3130
SLLS693D
SLLS693D
PC MOTHERBOARD msi SERVICE MANUAL
|
Untitled
Abstract: No abstract text available
Text: XIO3130 Data Manual PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Literature Number: SLLS693D
|
Original
|
PDF
|
XIO3130
SLLS693D
|
tlp 453
Abstract: No abstract text available
Text: Photo In te rru p te r TLP 1004A , TLP 1005A Applications - mui + 0.2 • Home Electronic Equipment: VCR, CD Player, etc. 3.0-0.1 SENSOR • Office Equipment: Copier, Printer, FAX SLIT WIDTH 0.5±Q.l CENTER - tO 1 * V w • Automatic Service Equipment: Vending Machine,
|
OCR Scan
|
PDF
|
TLP1005A
93-4LEDS
000170M
tlp 453
|
PLVA
Abstract: c 10 ph diode PLVA400A PLVA450A PLVA453A PLVA456A PLVA459A PLVA462A PLVA465A PLVA468A
Text: Philips Semiconductors Product specification Low voltage avalanche diode PLVA400A FEATURES DESCRIPTION • Very low dynamic Impedance at low currents: approximately Vfco of conventional series The PLVA400A series are silicon planar high performance voltage
|
OCR Scan
|
PDF
|
PLVA400A
DO-35
PLVA459A
PLVA462A
PLVA465A
PLVA468A
PLVA450A
PLVA453A
PLVA456A
PLVA
c 10 ph diode
PLVA450A
PLVA453A
PLVA456A
PLVA459A
PLVA462A
PLVA465A
PLVA468A
|
Untitled
Abstract: No abstract text available
Text: bbS3T31 Philips Semiconductors DD2bfl32 122 B i APX Product specification Low voltage avalanche diode PLVA400A N AUER PHILIPS/DISCRETE FEATUR ES DESCRIPTION • Very low dynamic impedance at low currents: approximately V£o of conventional series The PLVA400A series are silicon
|
OCR Scan
|
PDF
|
bbS3T31
DD2bfl32
PLVA400A
PLVA400A
aPLVA456A
PLVA459A
PLVA462A
PLVA465A
PLVA468A
PLVA459A
|
PH 21 DIODE
Abstract: DD40 PLVA400A PLVA450A PLVA453A PLVA456A PLVA459A PLVA462A PLVA465A PLVA468A
Text: SbE D • T l l Q Ô S b D04 D Û7 1 TET ■ PHIN nmitps Semiconductors Product specification T ~ 0 7 ~ i I Low voltage avalanche diode P H I L I PS I N T E R N A T I O N A L PLVA400A SbE D KN FEATURES DESCRIPTION • Very low dynamic impedance at low currents: approximately 1/6o
|
OCR Scan
|
PDF
|
PLVA400A
DO-35
PLVA459A
PLVA456A
PLVA450A
PLVA453A
250MA
MLA423
PH 21 DIODE
DD40
PLVA453A
PLVA462A
PLVA465A
PLVA468A
|
