Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    TF19D Search Results

    SF Impression Pixel

    TF19D Price and Stock

    SICK AG BTF19-D1HM5017 (ALTERNATE: 1034316)

    Wire Draw Encoders, HighLine, Absolute,0m-50m, DeviceNet, Radial,10V-32V | SICK BTF19-D1HM5017
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    RS BTF19-D1HM5017 (ALTERNATE: 1034316) Bulk 1
    • 1 $6228.8
    • 10 $6228.8
    • 100 $6228.8
    • 1000 $6228.8
    • 10000 $6228.8
    		Get Quote

    TF19D Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: T1/E1/OC3 WAN PLL WITH SINGLE REFERENCE INPUT FEATURES • Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces • Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interface • Selectable input reference: 8 kHz, 1.544 MHz, 2.048 MHz or 19.44


    Original     		PDF IDT82V3011 TR62411 GR-1244-CORE IDT82V3011 82V3011

    Untitled

    Abstract: No abstract text available
    Text: T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS FEATURES IDT82V3012 • Provides a C2/C1.5 output clock signal with the frequency controlled by the selected reference input Fref0 or Fref1 • Holdover frequency accuracy of 0.025 ppm • Phase slope of 5 ns per 125 µs


    Original     		PDF TR62411 GR-1244-CORE IDT82V3012 DT82V3012 PVG56) 82V3012

    C155

    Abstract: GR-1244-CORE IDT82V3155 TR62411
    Text: ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS IDT82V3155 FEATURES • Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum 3, Stratum 4 Enhanced and Stratum 4 clock, OC-3 port and 155.52 Mbit/s application • Supports ITU-T G.813 Option 1 clocks


    Original     		PDF IDT82V3155 TR62411 GR-1244-CORE PVG56) 82V3155 C155 IDT82V3155

    GR-1244-CORE

    Abstract: GR1244-CORE IDT82V3011 SSOP56 TR62411
    Text: T1/E1/OC3 WAN PLL WITH SINGLE REFERENCE INPUT FEATURES • Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces • Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interface • Selectable input reference: 8 kHz, 1.544 MHz, 2.048 MHz or 19.44


    Original     		PDF IDT82V3011 TR62411 GR-1244-CORE IDT82V3011 82V3011 GR1244-CORE SSOP56

    C155

    Abstract: GR-1244-CORE IDT82V3155 SSOP56 TR62411
    Text: ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS FEATURES IDT82V3155 • Provides a C2/C1.5 output clock signal with the frequency controlled by the selected reference input Fref0 or Fref1 • Holdover frequency accuracy of 0.025 ppm • Phase slope of 5 ns per 125 µs


    Original     		PDF IDT82V3155 56-pin TR62411 GR-1244-CORE IDT82V3155 82V3155 C155 SSOP56

    GR-1244-CORE

    Abstract: IDT82V3012 SSOP56 TR62411
    Text: T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS FEATURES IDT82V3012 • Provides a C2/C1.5 output clock signal with the frequency controlled by the selected reference input Fref0 or Fref1 • Holdover frequency accuracy of 0.025 ppm • Phase slope of 5 ns per 125 µs


    Original     		PDF IDT82V3012 56-pin TR62411 GR-1244-CORE IDT82V3012 82V3012 SSOP56

    GR-1244-CORE

    Abstract: IDT82V3012 SSOP56 TR62411 tms 1944
    Text: T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS FEATURES IDT82V3012 • Provides a C2/C1.5 output clock signal with the frequency controlled by the selected reference input Fref0 or Fref1 • Holdover frequency accuracy of 0.025 ppm • Phase slope of 5 ns per 125 µs


    Original     		PDF IDT82V3012 56-pin TR62411 GR-1244-CORE PVG56) 82V3012 IDT82V3012 SSOP56 tms 1944

    Untitled

    Abstract: No abstract text available
    Text: T1/E1/OC3 WAN PLL WITH SINGLE REFERENCE INPUT FEATURES • • • • • • • • • • • • • • • Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces • Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing


    Original     		PDF TR62411 GR-1244-CORE IDT82V3011 IDT82V3011 PVG56) 82V3011

    Untitled

    Abstract: No abstract text available
    Text: T1/E1/OC3 WAN PLL WITH SINGLE REFERENCE INPUT FEATURES • • • • • • • • • • • • • • • Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces • Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing


    Original     		PDF TR62411 GR-1244-CORE IDT82V3011 IDT82V3011 82V3011

    Untitled

    Abstract: No abstract text available
    Text: ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS IDT82V3155 FEATURES • Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum 3, Stratum 4 Enhanced and Stratum 4 clock, OC-3 port and 155.52 Mbit/s application • Supports ITU-T G.813 Option 1 clocks


    Original     		PDF IDT82V3155 TR62411 GR-1244-CORE PVG56) 82V3155

    TR62411

    Abstract: GR-1244-CORE GR1244-CORE IDT82V3011
    Text: T1/E1/OC3 WAN PLL WITH SINGLE REFERENCE INPUT FEATURES • • • • • • • • • • • • • • • Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces • Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing


    Original     		PDF TR62411 GR-1244-CORE IDT82V3011 IDT82V3011 82V3011 GR1244-CORE

    IDT82V3011

    Abstract: No abstract text available
    Text: IDT82V3011 Data Sheet Change Notice Supplemental Information This notice describes the differences between the updated version and its previous version of the IDT82V3011 Data Sheet. It helps readers to identify the changes when the data sheet is upgraded.


    Original     		PDF IDT82V3011

    IC-2354

    Abstract: C155 GR-1244-CORE IDT82V3155 TR62411 82V3155
    Text: ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS IDT82V3155 FEATURES • Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum 3, Stratum 4 Enhanced and Stratum 4 clock, OC-3 port and 155.52 Mbit/s application • Supports ITU-T G.813 Option 1 clocks


    Original     		PDF IDT82V3155 TR62411 GR-1244-CORE PVG56) 82V3155 IC-2354 C155 IDT82V3155 82V3155

    GR-1244-CORE

    Abstract: IDT82V3012 SSOP56 TR62411
    Text: T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS FEATURES IDT82V3012 • Provides a C2/C1.5 output clock signal with the frequency controlled by the selected reference input Fref0 or Fref1 • Holdover frequency accuracy of 0.025 ppm • Phase slope of 5 ns per 125 µs


    Original     		PDF IDT82V3012 56-pin TR62411 GR-1244-CORE PVG56) 82V3012 IDT82V3012 SSOP56

    Untitled

    Abstract: No abstract text available
    Text: ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS FEATURES IDT82V3155 • Provides a C2/C1.5 output clock signal with the frequency controlled by the selected reference input Fref0 or Fref1 • Holdover frequency accuracy of 0.025 ppm • Phase slope of 5 ns per 125 µs


    Original     		PDF IDT82V3155 56-pin TR62411 GR-1244-CORE IDT82V3155 82V3155

    Untitled

    Abstract: No abstract text available
    Text: T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS FEATURES PRELIMINARY IDT82V3012 • Provides a C2/C1.5 output clock signal with the frequency controlled by the selected reference input Fref0 or Fref1 • Holdover frequency accuracy of 0.00625 ppm • Phase slope of 5 ns per 125 µs


    Original     		PDF TR62411 GR-1244-CORE IDT82V3012 82V3012

    ns 332

    Abstract: IDT82V3012
    Text: IDT82V3012 Data Sheet Change Notice Supplemental Information This notice describes the differences between the updated version and its previous version of the IDT82V3012 Data Sheet. It helps readers to identify the changes when the data sheet is upgraded.


    Original     		PDF IDT82V3012 F0312-03 tF16WL tF16D tF19D tF32D tF32WL ns 332

    Untitled

    Abstract: No abstract text available
    Text: T1/E1/OC3 TELECOM CLOCK GENERATOR WITH DUAL REFERENCE INPUTS IDT82V3010 FEATURES • • • • • • • • • • • • • • Supports AT&T TR62411 • Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interface • Selectable reference inputs: 8 kHz, 1.544 MHz, 2.048 MHz or


    Original     		PDF IDT82V3010 TR62411 PVG56) 82V3010

    Untitled

    Abstract: No abstract text available
    Text: T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS FEATURES IDT82V3012 • Provides a C2/C1.5 output clock signal with the frequency controlled by the selected reference input Fref0 or Fref1 • Holdover frequency accuracy of 0.025 ppm • Phase slope of 5 ns per 125 µs


    Original     		PDF IDT82V3012 56-pin TR62411 GR-1244-CORE PVG56) 82V3012

    F7C-2E3-20

    Abstract: GR-1244-CORE IDT82V3012 TR62411
    Text: T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS FEATURES ADVANCE INFORMATION IDT82V3012 • Provides a C2/C1.5 output clock signal with the frequency controlled by the selected reference input Fref0 or Fref1 • Holdover frequency accuracy of 0.00625 ppm • Phase slope of 5 ns per 125 µs


    Original     		PDF IDT82V3012 TR62411 GR-1244-CORE IDT82V3012 82V3012 F7C-2E3-20

    GR-1244-CORE

    Abstract: IDT82V3012 SSOP56 TR62411
    Text: T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS FEATURES IDT82V3012 • Provides a C2/C1.5 output clock signal with the frequency controlled by the selected reference input Fref0 or Fref1 • Holdover frequency accuracy of 0.025 ppm • Phase slope of 5 ns per 125 µs


    Original     		PDF IDT82V3012 56-pin TR62411 GR-1244-CORE IDT82V3012 82V3012 SSOP56

    GR-1244-CORE

    Abstract: GR1244-CORE IDT82V3011 SSOP56 TR62411
    Text: T1/E1/OC3 WAN PLL WITH SINGLE REFERENCE INPUT FEATURES • • • • • • • • • • • • • • • Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces • Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing


    Original     		PDF TR62411 GR-1244-CORE IDT82V3011 PVG56) 82V3011 GR1244-CORE IDT82V3011 SSOP56

    IDT82V3010

    Abstract: SSOP56 TR62411 siemens Logo with analog input output
    Text: T1/E1/OC3 TELECOM CLOCK GENERATOR WITH DUAL REFERENCE INPUTS IDT82V3010 FEATURES • • • • • • • • • • • • • • Supports AT&T TR62411 • Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interface • Selectable reference inputs: 8 kHz, 1.544 MHz, 2.048 MHz or


    Original     		PDF IDT82V3010 TR62411 PVG56) 82V3010 IDT82V3010 SSOP56 TR62411 siemens Logo with analog input output

    Untitled

    Abstract: No abstract text available
    Text: T1/E1/OC3 TELECOM CLOCK GENERATOR WITH DUAL REFERENCE INPUTS IDT82V3010 FEATURES • • • • • • • • • • • • • • Supports AT&T TR62411 • Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interface • Selectable reference inputs: 8 kHz, 1.544 MHz, 2.048 MHz or


    Original     		PDF IDT82V3010 TR62411 IDT82V3010 82V3010