74ls gate symbols
Abstract: 74FO4 pin diagram of 74LS "Delay Lines" 74ls series 74LS SERIES cmos logic data DS1010-60 74LS series datasheet 74ls series logic DS1010-200
Text: DS1010 DS1010 10-Tap Silicon Delay Line FEATURES PIN ASSIGNMENT • All-silicon time delay IN1 1 14 VCC NC 2 13 TAP 1 IN 1 16 VCC TAP 2 3 12 TAP 3 NC 2 15 NC • Leading and trailing edge accuracy TAP 4 4 11 NC TAP 2 3 14 TAP 5 TAP 1 • Delay tolerance ±5% or ±2 ns, whichever is greater
|
Original
|
PDF
|
DS1010
10-Tap
14-pin
16-pin
DS1010
74FO4
74ls gate symbols
74FO4
pin diagram of 74LS
"Delay Lines"
74ls series
74LS SERIES cmos logic data
DS1010-60
74LS series datasheet
74ls series logic
DS1010-200
|
74LS
Abstract: DS1010 DS1010-100 DS1010-50 DS1010-60 DS1010-75 DS1010-80 DS1010S ds1010-500
Text: DS1010 DS1010 10-Tap Silicon Delay Line FEATURES PIN ASSIGNMENT • All-silicon time delay IN1 1 14 VCC NC 2 13 TAP 1 IN 1 16 VCC TAP 2 3 12 TAP 3 NC 2 15 NC • Leading and trailing edge accuracy TAP 4 4 11 NC TAP 2 3 14 TAP 5 TAP 1 • Delay tolerance ±5% or ±2 ns, whichever is greater
|
Original
|
PDF
|
DS1010
10-Tap
14-pin
16-pin
74FO4
74LS
DS1010
DS1010-100
DS1010-50
DS1010-60
DS1010-75
DS1010-80
DS1010S
ds1010-500
|
Untitled
Abstract: No abstract text available
Text: TAP-OFFS AND SPLITTERS WITH “F” CONNECTOR SPT / TAP Series Tap-offs and splitters with “F” connector totally shielded. CHARACTERISTICS • • TAP- OFFS with 1, 2, 4, 6 and 8 outputs. • Splitters with 2, 4, 6 and 8 outputs. ■ DC pass: • SPT: through outputs.
|
Original
|
PDF
|
|
74ls series
Abstract: DS1000Z "Delay Lines" TTL 74LS 00 TTL pin 74LS 00 74F04 74LS DS1000 DS1000M
Text: DS1000 DS1000 5-Tap Silicon Delay Line FEATURES PIN ASSIGNMENT • All-silicon time delay • 5 taps equally spaced IN 1 14 Vcc NC 2 13 NC • Delays are stable and precise NC 3 12 TAP 1 TAP 2 4 11 NC NC 5 10 TAP 3 TAP 4 6 9 NC GND 7 8 TAP 5 • Both leading and trailing edge accuracy
|
Original
|
PDF
|
DS1000
DS1000
14-PIN
74F04
74ls series
DS1000Z
"Delay Lines"
TTL 74LS 00
TTL pin 74LS 00
74F04
74LS
DS1000M
|
74F04
Abstract: 74LS DS1000 DS1000M DS1000Z
Text: DS1000 DS1000 5-Tap Silicon Delay Line FEATURES PIN ASSIGNMENT • All-silicon time delay • 5 taps equally spaced IN 1 14 Vcc NC 2 13 NC • Delays are stable and precise NC 3 12 TAP 1 TAP 2 4 11 NC NC 5 10 TAP 3 TAP 4 6 9 NC GND 7 8 TAP 5 • Both leading and trailing edge accuracy
|
Original
|
PDF
|
DS1000
DS1000
14-PIN
74F04
74F04
74LS
DS1000M
DS1000Z
|
United Chemi-Con catalogue
Abstract: TAP10Y155UE UL810 United CHEMI-CON
Text: TAP Series Large Film Ⅲ Polypropylene Ⅲ AC Rated Voltage Ⅲ UL810 Approved Ⅲ 75؇C Maximum Temperature FILM - VAC RATED TAP Ⅲ Actual Size The TAP series offers higher capacitance values when compared to the FAN series. The maximum capacitance value for the TAP series capacitors is 29F, which allows for a larger capacitance range
|
Original
|
PDF
|
UL810
400VAC
50-60Hz.
United Chemi-Con catalogue
TAP10Y155UE
United CHEMI-CON
|
RCD Components
Abstract: A0805 A1405 A1410 MIL-D-83532 SA0805 Digital Delay Lines
Text: PRELIMINARY ACTIVE DIGITAL DELAY LINES RESISTORS wCOILS wDELAY LINES A0805 SERIES 5-TAP 8-PIN DIP SA0805 SERIES 5-TAP 8-PIN SIP selection of sizes! A1405 SERIES 5-TAP 8-PIN DIP RCD’s digital delay Wide lines have been designed to provide precise tap dewith all the necessary drive and pick-off circuitry. All inputs and
|
Original
|
PDF
|
A0805
SA0805
A1405
A1410
10-TAP
14-PIN
MIL-D-23859.
1000M
100VDC
A1405
RCD Components
MIL-D-83532
Digital Delay Lines
|
Untitled
Abstract: No abstract text available
Text: TAP Series Large Film Ⅲ Polypropylene Ⅲ AC Rated Voltage Ⅲ UL810 Approved Ⅲ 75؇C Maximum Temperature FILM - VAC RATED TAP Ⅲ Actual Size The TAP series offers higher capacitance values when compared to the FAN series. The maximum capacitance value for the TAP series capacitors is 29F, which allows for a larger capacitance range
|
Original
|
PDF
|
UL810
|
Untitled
Abstract: No abstract text available
Text: TAP-OFFS AND SPLITTERS WITH “F” CONNECTOR SPT / TAP Series Tap-offs and splitters with “F” connector totally shielded. APPLICATION Analogue TV Installations, both individual or community. CHARACTERISTICS • ■ Different models depending on the number of outputs 2, 4 and 6.
|
Original
|
PDF
|
M85615
|
Untitled
Abstract: No abstract text available
Text: Tap-offs and Splitters with “F” Connector SPT - TAP Series DESCRIPTION Shielded tap-offs and splitters with "F" connector. Suitable for QPSK, QAM and analogue signal distribution in community intallations. There are different models depending on the number of outputs 2, 4 and 6.
|
Original
|
PDF
|
160x100x60
125x100x60
205x125x70
165x100x70
|
Untitled
Abstract: No abstract text available
Text: USB TAP Probe Users Guide Document Number: UTAPUG Rev 10.x, 9/2013 USB TAP Probe Users Guide, Rev. 10.x, 9/2013 2 Freescale Semiconductor, Inc. Contents Section number Title Page Chapter 1 Introducing the CodeWarrior USB TAP Probe 1.1 What is the USB TAP
|
Original
|
PDF
|
|
MC68EC030 opcode
Abstract: 27F020 ci str 9656 MC68EC030 27C010 MC68340 MC68360 SCR BRX 49 PIN MCM36100S 156 35K 301
Text: SECTION 8 SCAN CHAIN TEST ACCESS PORT The QUICC provides a dedicated user-accessible test access port TAP that is JTAG compatible. The QUICC TAP contains one additional signal not available with the MC68340 TAP—the test reset (TRST) signal. This signal provides an asynchronous reset to the TAP.
|
Original
|
PDF
|
MC68340
16-state
MC68356
MC68EC030 opcode
27F020
ci str 9656
MC68EC030
27C010
MC68360
SCR BRX 49 PIN
MCM36100S
156 35K 301
|
Untitled
Abstract: No abstract text available
Text: DERIVADORES Y DISTRIBUIDORES “F” E “F” TAP-OFFS AND SPLITTERS GB SERIE SPT - TAP SPT - TAP SERIES E GB MODELO MODEL Referencia Reference Nº de salidas Nr. of outputs Banda cubierta Covered band Atenuación de paso Through loss Atenuación de derivación
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: DERIVADORES Y DISTRIBUIDORES “F” E “F” TAP-OFFS AND SPLITTERS GB SERIE SPT - TAP SPT - TAP SERIES E GB MODELO MODEL Referencia Reference Nº de salidas Nr. of outputs Banda cubierta Covered band Atenuación de paso Through loss Atenuación de derivación
|
Original
|
PDF
|
215uaci
E-20500
|
|
|
74ls series
Abstract: 74F04 74LS DS1000 DS1000M DS1000Z
Text: DS1000–IND DS1000–IND Industrial Temperature Range 5-Tap Silicon Delay Line FEATURES PIN ASSIGNMENT • All-silicon time delay • 5 taps equally spaced IN 1 14 Vcc NC 2 13 NC • Delays are stable and precise NC 3 12 TAP 1 TAP 2 4 11 NC NC 5 10 TAP 3
|
Original
|
PDF
|
DS1000
14-PIN
74F04
74ls series
74F04
74LS
DS1000M
DS1000Z
|
Untitled
Abstract: No abstract text available
Text: DS 1010 DS1010 DALLAS SEMICONDUCTOR 10-Tap Silicon Delay Line PIN ASSIGNMENT FEATURES • All-silicon time delay IN1 [ " ^3 7 ] vcc • 10 taps equally spaced • Delays are stable and precise NC c ] TAP 1 TAP 2 C ] TAP 3 ] TAP 5 ] TAP 7 TAP 4 C 1 TAP 9 TAP 6 d
|
OCR Scan
|
PDF
|
DS1010
10-Tap
14-pin
16-pin
1010S
14-PIl
|
DS1010
Abstract: 74LS DS1010-100 DS1010-50 DS1010-60 DS1010-75 DS1010-80 DS1010S dip switch data
Text: DS 1010 DALLAS DS1010 10-Tap Silicon Delay Line s e m ic o n d u c t o r FEATURES PIN ASSIGNMENT • All-silicon tim e delay ini r 1 14 V cc NO 2 13 TAP 1 TAP 2 [_ 3 12 TAP 3 4 11 TAP 5 TAP 6 \_ 5 10 TAP 7 TAP 4 6 9 TAP 9 TAP 6 • 10 taps equally spaced • Delays are stable and precise
|
OCR Scan
|
PDF
|
DS1010
10-Tap
14-pin
16-pin
11central
74F04
DS1010
74LS
DS1010-100
DS1010-50
DS1010-60
DS1010-75
DS1010-80
DS1010S
dip switch data
|
Untitled
Abstract: No abstract text available
Text: DS1003 DALLAS SEMICONDUCTOR 4-Tap Silicon Delay Line for RISC Applications FEATURES PIN ASSIGNMENT • All-silicon time delay IN • Four delayed clock phases from input NC • Input frequency independent NC • Precise tap-to-tap delays NC TAP 3 • Leading and trailing edge precision
|
OCR Scan
|
PDF
|
DS1003
14-pin
1003M
74F04
|
Untitled
Abstract: No abstract text available
Text: D S 1005 DALLAS SEMICONDUCTOR FEATURES DS1005 5-Tap Silicon Delay Line PIN ASSIGNMENT • All-silicon time delay • 5 taps equally spaced Vcc IN □ 1 16 □ Vcc NC NC □ 2 15 □ NC 3 14 4 13 □ TAP 1 5 12 6 7 11 □ TAP 3 10 □ NC 8 9 □ TAP 5 E TAP 2 E
|
OCR Scan
|
PDF
|
DS1005
14-pin
16-pin
74F04
S1005.
|
Untitled
Abstract: No abstract text available
Text: Special Connectors A M P Power Tap Connectors A M P Cable Ties Bundling A M P Power Tap Connectors AMP Power Tap connectors are designed for the growing need for power to printed circuit board applications required in today's electronic industry. The tap provides a
|
OCR Scan
|
PDF
|
5518V1
|
Untitled
Abstract: No abstract text available
Text: DALLAS SEMICONDUCTOR DS1010 10-Tap Silicon Delay Line PIN ASSIGNMENT FEATURES • All-silicon time delay • 10 taps equally spaced • Delays are stable and precise IN1 [ 1 14 Nc r 2 13 ] TAP 1 TAP2[ 3 12 ] TAP 3 11 ] TAP 5 ] V cc • Leading and trailing edge accuracy
|
OCR Scan
|
PDF
|
DS1010
10-Tap
DS1010
14-PIN
DS1010G
2L1413D
74F04
|
corning smf fiber optic
Abstract: No abstract text available
Text: 945 Single Mode Series " Amphenol Tap Couplers Amphenol tap couplers split off very small power percentages 0.5% to 5.0% of fiber optic light signals with low loss over broad wavelength windows at either 1310 or 1550 nm operating wavelengths. These tap splitters are utilized in any application that
|
OCR Scan
|
PDF
|
96-945TC
corning smf fiber optic
|
Untitled
Abstract: No abstract text available
Text: _ 945 Single Mode Series Amphenol Tap Couplers Amphenol tap couplers split off very small power percentages 0.5% to 5.0% o f fiber optic light signals with low loss over broad wavelength windows at either 1310 or 1550 nm operating wavelengths. These tap splitters are utilized in any application that
|
OCR Scan
|
PDF
|
96-945TC
|
74F04
Abstract: 74LS DS1000-IND DS1000M
Text: D S 1 0 0 0 -IN D U A L L A d s e m ic o n d u c to r FEATURES DS1000-IND Industrial Temperature Range 5-Tap Silicon Delay Line PIN ASSIGNMENT • All-silicon tim e delay W IN 1 NC 2 13 ] NC NC 3 12 ] TAP 1 TAP 2 4 11 ] NC NC 5 10 ] TAP 3 TAP 4 6 9 ] GND 7
|
OCR Scan
|
PDF
|
DS1000-IND
over-40Â
DS1000-IND
14-pin
74F04
74LS
DS1000M
|
