SY100S834LZI Search Results
SY100S834LZI Price and Stock
Microchip Technology Inc SY100S834LZIIC CLOCK GENERATOR 16SOIC |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
SY100S834LZI | Bulk | 192 |
|
Buy Now | ||||||
SY100S834LZI Datasheets (5)
| Part | ECAD Model | Manufacturer | Description | Curated | Datasheet Type | |
|---|---|---|---|---|---|---|
| SY100S834LZI | Micrel Semiconductor | (Divide 1, Divide 2, Divide 4) OR (Divide 2, Divide 4, Divide 8) CLOCK GENERATION CHIP | Original | |||
| SY100S834LZI | Micrel Semiconductor | Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers, Integrated Circuits (ICs), IC CLOCK GEN 3.3V/5V 16-SOIC | Original | |||
| SY100S834LZI | Micrel Semiconductor | Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers, Integrated Circuits (ICs), IC CLOCK GEN 3.3V/5V 16-SOIC | Original | |||
| SY100S834LZITR | Micrel Semiconductor | (Divide 1, Divide 2, Divide 4) OR (Divide 2, Divide 4, Divide 8) CLOCK GENERATION CHIP | Original | |||
| SY100S834LZI-TR |
|
Integrated Circuits (ICs) - Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers - IC CLOCK GEN 3.3V/5V 16-SOIC | Original |
SY100S834LZI Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
z162Contextual Info: ÷1, ÷2, ÷4 OR (÷2, ÷4, ÷8) CLOCK GENERATION CHIP Micrel, Inc. Precision Edge SY100S834 PrecisionSY100S834L Edge® SY100S834 SY100S834L FEATURES • ■ ■ ■ ■ ■ 3.3V and 5V power supply options 50ps output-to-output skew Synchronous enable/disable |
Original |
SY100S834 SY100S834L 16-pin SY100S834/L M9999-061209 z162 | |
|
Contextual Info: _ ^1, ^2, ^ 4 O R ( « 2 , - * , - * ) C L O C K G E N E R A T IO N C H IP SYNERGY SEMICONDUCTOR DESCRIPTION FEATURES 3.3V and 5V power supply options 50ps output-to-output skew Synchronous enable/disable Master Reset for synchronization Internal 75KÌ2 input pull-down resistors |
OCR Scan |
16-pin SY100S834L SY100S834/L | |
|
Contextual Info: « SYNERGY S E M IC O N D U C T O R FEATURES • 5 0 p s o u tp u t-to -o u tp u t sk ew ■ S y n c h ro n o u s e n a b le /d is a b le ■ M a s te r R e s e t fo r s y n c h ro n iz a tio n ■ In tern al 75K£2 in p u t p u ll-d o w n resis to rs ■ E S D p ro te c tio n o f 2 0 0 0 V |
OCR Scan |
SY100S834L SY100S834ZC 100S834ZCTR 100S834LZC SY100S834LZCTR Z16-2 Z16-2 SY100S834ZI | |
|
Contextual Info: SY100S834/SY100S834L ÷1, ÷2, ÷4 or (÷2, ÷4, ÷8) Clock Generation Chip Precision Edge General Description The SY100S834/L is low skew (÷1, ÷2, ÷4) or (÷2, ÷4, ÷8) clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are |
Original |
SY100S834/SY100S834L SY100S834/L M9999-060911 | |
SY100834ZGContextual Info: SY100S834/SY100S834L ÷1, ÷2, ÷4 or (÷2, ÷4, ÷8) Clock Generation Chip Precision Edge General Description The SY100S834/L is low skew (÷1, ÷2, ÷4) or (÷2, ÷4, ÷8) clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are |
Original |
SY100S834/SY100S834L SY100S834/L M9999-060911 SY100834ZG | |
|
Contextual Info: * y C l/ilC O O U SYNERGY - r. „v , y. r. C lO C k W O rk S « v ’ SY100S834 SY100S834L CLOCK GENERATION CHIP SEMICONDUCTOR FEATURES DESCRIPTION • 3.3V and 5V power supply options ■ 50ps output-to-output skew ■ Synchronous enable/disable ■ Master Reset for synchronization |
OCR Scan |
SY100S834 SY100S834L SY100S834/L SY100S834ZC SY100S834ZCTR 100S834LZC SY100S834LZCTR Z16-2 | |
SY100S834
Abstract: SY100S834L SY100S834LZC SY100S834LZCTR SY100S834ZC SY100S834ZCTR ls 960
|
Original |
SY100S834/L SY100S834LZI Z16-2 SY100S834LZITR SY100S834 SY100S834L Z16-2) SY100S834 SY100S834L SY100S834LZC SY100S834LZCTR SY100S834ZC SY100S834ZCTR ls 960 | |
|
Contextual Info: j -1 * V * SYNERGY - 2 -4 OR (-2 > j • v v n \ • • u Clockworks / c C L O C K G E N E R A T IO N C H IP SEMICONDUCTOR v i n n Q Q Q A SY100S834L DESCRIPTION FEATURES 3.3V and 5V power supply options 50ps output-to-output skew Synchronous enable/disable |
OCR Scan |
SY100S834L 16-pin | |
SY100S834Contextual Info: +1, +2, +4 OR (+2, +4, +8) C L O C K G E N E R A T IO N C H IP SYNERG Y CI°S °0S834 SY100S834L SEMICONDUCTOR DESCRIPTION FEATURES 3.3V and 5V power supply options 50ps output-to-output skew Synchronous enable/disable Master Reset for synchronization |
OCR Scan |
0S834 SY100S834L 16-pin SY100S834/L SY100S834 | |
sy100s834lzg
Abstract: SY100S834 SY100S834L SY100S834LZC SY100S834LZCTR SY100S834ZC SY100S834ZCTR SY100S834ZI SY100S834ZITR tr z16
|
Original |
SY100S834 SY100S834L 16-pin SY100S834/L M9999-032206 sy100s834lzg SY100S834 SY100S834L SY100S834LZC SY100S834LZCTR SY100S834ZC SY100S834ZCTR SY100S834ZI SY100S834ZITR tr z16 | |
B 834 YContextual Info: Gan F EA TU R E S • 3.3V and 5V power supply options ■ 50ps output-to-output skew ■ Synchronous enable/disable ■ Master Reset for synchronization ■ Internai 75KQ input pull-down resistors ■ ESD protection of 2000V ■ Available in 16-pin SOIC package |
OCR Scan |
16-pin 834/L SY100S834ZC SY100S834ZCTR SY100S834LZC SY100S834LZCTR Z16-2 B 834 Y | |
SY100S834
Abstract: SY100S834L SY100S834LZC SY100S834LZCTR SY100S834ZC SY100S834ZCTR
|
Original |
SY100S834 SY100S834L SY100S834/L SY100S834ZC Z16-2 SY100S834ZCTR SY100S834LZC SY100S834 SY100S834L SY100S834LZC SY100S834LZCTR SY100S834ZC SY100S834ZCTR | |
SY100S834
Abstract: SY100S834L SY100S834LZC SY100S834LZCTR SY100S834ZC SY100S834ZCTR
|
Original |
SY100S834 SY100S834L SY100S834/L SY100S834LZI Z16-2 SY100S834LZITR Z16-2) SY100S834 SY100S834L SY100S834LZC SY100S834LZCTR SY100S834ZC SY100S834ZCTR | |
SY100S834
Abstract: SY100S834L SY100S834LZC SY100S834LZCTR SY100S834ZC SY100S834ZCTR SY100S834ZI SY100S834ZITR
|
Original |
SY100S834 SY100S834L SY100S834L) SY100S834) 16-pin SY100S834/L M9999-111009 SY100S834 SY100S834L SY100S834LZC SY100S834LZCTR SY100S834ZC SY100S834ZCTR SY100S834ZI SY100S834ZITR |