Untitled
Abstract: No abstract text available
Text: LA-LatticeECP3 Automotive Family Data Sheet Advance DS1041 Version 01.1, April 2014 LA-LatticeECP3 Automotive Family Data Sheet Introduction April 2014 Advance Data Sheet DS1041 Features AEC-Q100 Tested and Qualified Higher Logic Density for Increased System
|
Original
|
PDF
|
DS1041
DS1041
AEC-Q100
|
Untitled
Abstract: No abstract text available
Text: LA-LatticeECP3 Automotive Family Data Sheet Advance DS1041 Version 01.0, June 2013 LA-LatticeECP3 Automotive Family Data Sheet Introduction June 2013 Features Advance Data Sheet DS1041 Pre-Engineered Source Synchronous I/O • • • • DDR registers in I/O cells
|
Original
|
PDF
|
DS1041
DS1041
|
LFE3-17EA
Abstract: DS1021 ECP3-35 ECP3-95 LFE3-17EA-7FN484C lfe370e6fn672i LFE3-70EA8FN672 lfe3-70e 4420 ba LFE3-70EA-7FN484C
Text: LatticeECP3 Family Data Sheet Preliminary DS1021 Version 01.6, March 2010 LatticeECP3 Family Data Sheet Introduction November 2009 Preliminary Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
LFE3-150EA
LatticeECP3-70EA
LatticeECP395EA
LatticeECP3-95EA
LFE3-17EA
ECP3-35
ECP3-95
LFE3-17EA-7FN484C
lfe370e6fn672i
LFE3-70EA8FN672
lfe3-70e
4420 ba
LFE3-70EA-7FN484C
|
fr 3709 z
Abstract: No abstract text available
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.3EA, June 2013 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
fr 3709 z
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.4EA, September 2013 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.1EA, February 2012 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
other3-17EA,
328-ball
LatticeECP3-17EA,
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.6EA, March 2014 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
|
LD33
Abstract: multiplier accumulator MAC code VHDL a016 b24 b03 MULT18X18 SRIB16
Text: LatticeECP2/M sysDSP Usage Guide June 2010 Technical Note TN1107 Introduction This technical note discusses how to access the features of the LatticeECP2 and LatticeECP2M™ sysDSP™ Digital Signal Processing Block described in the LatticeECP2/M Family Data Sheet. Designs targeting the sysDSP Block can offer significant improvement over traditional LUT-based implementations. Table 14-1 provides an
|
Original
|
PDF
|
TN1107
LatticeECP2-50-7
LD33
multiplier accumulator MAC code VHDL
a016
b24 b03
MULT18X18
SRIB16
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Handbook HB1009 Version 04.2, February 2012 LatticeECP3 Family Handbook Table of Contents February 2012 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1009
TN1177
TN1178
TN1179
TN1180
TN1181
TN1182
TN1169
TN1184
TN1149
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Handbook HB1009 Version 05.0, November 2012 LatticeECP3 Family Handbook Table of Contents November 2012 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1009
TN1176
TN1178
TN1177
TN1180
TN1169
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Handbook HB1009 Version 04.9, August 2012 LatticeECP3 Family Handbook Table of Contents August 2012 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1009
TN1177
TN1176
TN1178
TN1180
TN1169
|
lattice ECP3 Pinouts files
Abstract: No abstract text available
Text: LatticeECP3 Family Handbook HB1009 Version 04.7, June 2012 LatticeECP3 Family Handbook Table of Contents June 2012 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1009
TN1189
TN1177
TN1176
TN1178
lattice ECP3 Pinouts files
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Handbook HB1009 Version 05.2, May 2013 LatticeECP3 Family Handbook Table of Contents May 2013 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1009
TN1178
TN1177
TN1180
TN1169
TN1176
|
LFXP2_8E_5FT256C
Abstract: ld33 LD33 V LD33 e LD41 lfxp2-8E LFXP2-8E-6FT256C verilog code for correlator LVCMOS25 3 tap fir filter based on mac vhdl code
Text: LatticeXP2 Family Handbook HB1004 Version 02.5, February 2010 LatticeXP2 Family Handbook Table of Contents February 2010 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1004
TN1126
TN1130
TN1136
TN1138
TN1141
LFXP2_8E_5FT256C
ld33
LD33 V
LD33 e
LD41
lfxp2-8E
LFXP2-8E-6FT256C
verilog code for correlator
LVCMOS25
3 tap fir filter based on mac vhdl code
|
|
|
lfxp2-40e
Abstract: LVCMOS25 LD48 LFXP2-17E-5FTN256C HB1004 ispLEVER project Navigator route place LFXP2-5E-5QN IPUG35 LFXP2-8E
Text: LatticeXP2 Family Handbook HB1004 Version 02.9, May 2011 LatticeXP2 Family Handbook Table of Contents May 2011 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1004
TN1144
TN1220.
TN1143
lfxp2-40e
LVCMOS25
LD48
LFXP2-17E-5FTN256C
ispLEVER project Navigator route place
LFXP2-5E-5QN
IPUG35
LFXP2-8E
|
Untitled
Abstract: No abstract text available
Text: LatticeECP/EC Family Handbook HB1000 Version 03.8, November 2012 LatticeECP/EC Family Handbook Table of Contents November 2012 Section I. LatticeECP/EC Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1000
TN1018
TN1071
TN1074
TN1078
|
Untitled
Abstract: No abstract text available
Text: LatticeECP/EC Family Handbook HB1000 Version 03.7, September 2012 LatticeECP/EC Family Handbook Table of Contents September 2012 Section I. LatticeECP/EC Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1000
TN1008
TN1010
TN1018
TN1071
TN1074
TN1078
|
Untitled
Abstract: No abstract text available
Text: r~ I-.-" i •ír ~T~ 31770 • '54'i •V*' = '' . . *v:-. D f * • -• Í' \ ’s -T<' !*•' T ' . /* ;• " 4h* «W«P. N “ UND! ' : 0 . 9-22-7/ ’ }- > v P?13X O/sj Z- -/ T~ oßS. 2-2 RE/ G?-59ä C - t: ; v ftr 1/Q-/3-87 H+L ■N ; k. .2CÄ - f—
|
OCR Scan
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Fast recovery silicon diodes. 1 Amp. to 1.5 Amps. The plastic material carries U/L recognition 94V-0. TY PE Axial Lead | S.M .D. Maximum Average Forward Rectified Current I fca v Ta A) I ( °C) Max. Recurrent Reverse Voltage V rrm (V) Repetitive Peak Forward
|
OCR Scan
|
PDF
|
41/SMA
BA158
FR154
FR155
FR157
FR157-STR
|
MAX514ACWI
Abstract: MAX514BCNG MAX514 MAX514ACNG MAX514AENG MAX514AEWI MAX514BCWI MAX514BENG MAX514BEWI 0s851
Text: w iy jx iy n í 9-45 76. Rev 0: 12/91 C M O S Q uad, 12-B it, S e ria l-In p u t M u ltip ly in g DAC _ A p p lic a tio n s Digital Offset/Gam Adjustm ent Arbitrary W aveform Generators Industrial Process Controls Autom atic Test Equipm ent
|
OCR Scan
|
PDF
|
12-Bit,
MAX514
12-bit
MAX514
MAX514ACWI
MAX514BCNG
MAX514ACNG
MAX514AENG
MAX514AEWI
MAX514BCWI
MAX514BENG
MAX514BEWI
0s851
|
MAX514ACWI
Abstract: MAX400 MAX514 MAX514ACNG MAX514AENG MAX514AEWI MAX514BCNG MAX514BCWI MAX514BENG
Text: yi/i/jxi/i/i 19-4516; Rev 1; 2/97 CMOS Quad, 12-Bit, Serial-Input Multiplying DAC The M AX514 contains four 12-bit R-2R m ultiplying d ig ital-to-analog converters D ACs , each with a serial-in parallel-out shift register, a DAC register, and control logic. The M AX514’s 3-wire serial interface design mini
|
OCR Scan
|
PDF
|
12-Bit,
MAX514
12-bit
MAX514
MAX514ACWI
MAX400
MAX514ACNG
MAX514AENG
MAX514AEWI
MAX514BCNG
MAX514BCWI
MAX514BENG
|
MAX514ACWI
Abstract: No abstract text available
Text: >i/i>jxiyi/i 19-4516; Rev. O; 12/91 CMOS Quad, 12-Bit, S erial-Input M ultiplying DAC _ G eneral D escription The MAX514 contains four 12-bit R-2R m ultiplying digital-to-analog converters DACs , each with a serial-in parallel-out shift register, a DAC register, and control
|
OCR Scan
|
PDF
|
12-Bit,
12-Bit
24-Pin
28-Pin
MAX514
MAX514ACWI
|
data sheet of IC 9290
Abstract: marking Y24 field memory
Text: S em iconductor Group Siem ens AG » MOS Consum er Electronics Preliminary 01.95 Edition Data Sheet SDA 9270 - * Field Mixer Document number V66100-M 570-X-1-7659 : • fl235b05 Date: □ D 7 ci t i 4 ö This Material Copyrighted By Its Respective Manufacturer
|
OCR Scan
|
PDF
|
V66100-M570-X-1-7659
fi235b05
023Sb05
P-MQFP-80
OJ-14Â
gpm05249
25max
data sheet of IC 9290
marking Y24
field memory
|
PD78C14
Abstract: R2M 45 87AD PD78C14G 4S14S d78c14
Text: — S • 5 / — h NEC w m s s M O S Integrated Circuit m = ï T / x T x ^ ^ P D 7 8 C 1 4 A ! i l 6 t ' v F ALU, i) T ) V • yf D ROM, RAM, A / D 3 > ^ - ^ , 1 ? b t é h CM OS 8 b y h ■ v ^ D 3 > l ; , a - ; T t , t i c J: t), miy.'mmwtwütit'Xayi.—v - j :
|
OCR Scan
|
PDF
|
|