IBM CoreConnect bus
Abstract: embedded powerpc 440GX IBM25PPC440GX-3CB667C
Text: Preliminary PowerPC 440GX Embedded Processor Data Sheet Features • PowerPC 440 processor core operating up to 800MHz with 32KB I- and D-caches with parity checking • On-chip 256KB SRAM configurable as L2 Code store or Ethernet Packet store memory
|
Original
|
440GX
800MHz
256KB
PPC440GX
166MHz
133MHz)
10/100/1000Mbps
SA14-2685-06
IBM CoreConnect bus
embedded powerpc 440GX
IBM25PPC440GX-3CB667C
|
PDF
|
PPC440GX-3NF533CZ
Abstract: PPC440GX-3RF533C
Text: Part Number 440GX Revision 1.07 – November 07, 2005 440GX Preliminary Data Sheet Power PC 440GX Embedded Processor Features • PowerPC 440 processor core operating up to 800MHz with 32KB I- and D-caches with parity checking • On-chip 256KB SRAM configurable as L2 Code
|
Original
|
440GX
440GX
800MHz
256KB
PPC440GX
166MHz
133MHz)
PPC440GX-3NF533CZ
PPC440GX-3RF533C
|
PDF
|
PPC440GX-3
Abstract: No abstract text available
Text: Part Number 440GX Revision 1.01 – November 1, 2004 440GX Data Sheet Power PC 440GX Embedded Processor Features • PowerPC 440 processor core operating up to 800MHz with 32KB I- and D-caches with parity checking • On-chip 256KB SRAM configurable as L2 Code
|
Original
|
440GX
440GX
800MHz
256KB
PPC440GX
166MHz
133MHz)
PPC440GX-3
|
PDF
|
IBM25PPC440GX-3CC533C
Abstract: No abstract text available
Text: Preliminary PowerPC 440GX Embedded Processor Data Sheet Features • PowerPC 440 processor core operating up to 800MHz with 32KB I- and D-caches with parity checking • On-chip 256KB SRAM configurable as L2 Code store or Ethernet Packet store memory • Selectable processor:bus clock ratios (Refer to
|
Original
|
440GX
800MHz
256KB
PPC440GX
166MHz
133MHz)
10/100/1000Mbps
SA14-2685-12
IBM25PPC440GX-3CC533C
|
PDF
|
t04 68 3 pin diode
Abstract: uart 16750 PowerPC 440GX instruction set IBM powerpc 440gx 440GX PPC440GX IBM25PPC440GX-3CB667C 12w 07 DDR SDRAM Controller paging policy resistor AC03 philips
Text: Preliminary PowerPC 440GX Embedded Processor Data Sheet Features • PowerPC 440 processor core operating up to 800MHz with 32KB I- and D-caches with parity checking • On-chip 256KB SRAM configurable as L2 Code store or Ethernet Packet store memory • Selectable processor:bus clock ratios (Refer to
|
Original
|
440GX
800MHz
256KB
PPC440GX
166MHz
133MHz)
10/10lied
SA14-2685-08
t04 68 3 pin diode
uart 16750
PowerPC 440GX instruction set
IBM powerpc 440gx
PPC440GX
IBM25PPC440GX-3CB667C
12w 07
DDR SDRAM Controller paging policy
resistor AC03 philips
|
PDF
|
P18N20
Abstract: EEPROM 2864
Text: Preliminary PowerPC 440GX Embedded Processor Data Sheet Features • PowerPC 440 processor core operating up to 800MHz with 32KB I- and D-caches with parity checking • On-chip 256KB SRAM configurable as L2 Code store or Ethernet Packet store memory • Selectable processor:bus clock ratios (Refer to
|
Original
|
440GX
800MHz
256KB
PPC440GX
166MHz
133MHz)
10/100/1000Mbps
SA14-2685-11
P18N20
EEPROM 2864
|
PDF
|
Untitled
Abstract: No abstract text available
Text: GS70328SJ/TS 32K x 8 256Kb Asynchronous SRAM SOJ, TSOP Commercial Temp Industrial Temp 6, 7, 8, 10, 12ns 3.3V VDD Corner VDD & VSS Features • Fast access time: 6, 7, 8, 10, 12ns • 90/75/65/50/50 mA at max cycle rate. • Single 3.3V ± 0.3V power supply
|
Original
|
GS70328SJ/TS
256Kb
28pin
GS70328TP-8T
GS70328Rev1
12/1999KRev
2/2000L
2/2000L;
28-pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY M IC ^ C a iü lN I MT2LSYT3272T4/T6, MT4LSY6472T4/T6 32K, 64K x 72 SYNCHRONOUS SRAM MODULE 32K, 64K x 72 SRAM SYNCHRONOUS SRAM MODULE 256KB/512KB, 3.3V, PIPELINED SYNCHRONOUS BURST, SECONDARY CACHE MODULES FEATURES • • • • PIN ASSIGNMENT Front View
|
OCR Scan
|
MT2LSYT3272T4/T6,
MT4LSY6472T4/T6
160-lead,
256KB/512KB,
160-PIN
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY M im O N I MT2LSYT3272T1/T2, MT4LSY6472T1/T2 32K, 64K X 72 SYNCHRONOUS SRAM MODULE SYNCHRONOUS SRAM MODULE 32K, 64K x 72 SRAM 256KB/512KB, 3.3V, FLOW-THROUGH SYNCHRONOUS BURST, SECONDARY CACHE MODULES FEATURES PIN ASSIGNMENT Front View 160-lead, dual-in-line memory module (DIMM)
|
OCR Scan
|
MT2LSYT3272T1/T2,
MT4LSY6472T1/T2
256KB/512KB,
160-lead,
160-Lead
160-PIN
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE M im a N I i i i - . i - i i - j i 'v MT3LST3264 P , MT5LST6464(P) 32K, 64K x 64 SYNCHRONOUS SRAM MODULE 32K, 64K x 64 SRAM SYNCHRONOUS SRAM MODULE with Tag RAM 256KB/512KB, 3.3V, FLOW-THROUGH OR PIPELINED SYNCHRONOUS BURST, SECONDARY CACHE MODULES
|
OCR Scan
|
MT3LST3264
MT5LST6464
256KB/512KB,
160-lead,
82430FX
160-PIN
G017200
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY |\/|^ C a O M I 32K X MT2LSYT3264T4/T6 64 SYNCHRONOUS SRAM MODULE SYNCHRONOUS J i n a • m ^ N .a-va ■■ ■ - SRAM MODULE 32K x 64 SRAM 256KB, 3.3V, PIPELINED SYNCHRONOUS BURST, SECONDARY CACHE MODULES FEATURES • • • • PIN ASSIGNMENT Front View
|
OCR Scan
|
MT2LSYT3264T4/T6
256KB,
160-lead,
160-PIN
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY M T2LSYT3272T1/T2, M T4LSY6472T1/T2 32K. 64K X 72 S Y N C H R O N O U S SRAM M ODULE I^ IIC R O N SYNCHRONOUS SRAM MODULE 3 2 K, 64K x 72 SRAM 256KB/512KB, 3.3V, FLOW-THROUGH SYNCHRONOUS BURST, SECONDARY CACHE MODULES FEATURES PIN ASSIGNMENT Front View
|
OCR Scan
|
T2LSYT3272T1/T2,
T4LSY6472T1/T2
160-lead,
256KB/512KB,
160-Lead
MT2LSYT3272T1
MT4LSY6472T1/T2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE U II^ C a n iM ni — 1 MT3LST3264 P , MT5LST6464(P) 32K, 64K x 64 SYNCHRONOUS SRAM MODULE 32K, 64K x 64 SRAM with TAG RAM 256KB/512KB, 3.3V, FLOW-THROUGH OR PIPELINED SYNCHRONOUS BURST, SECONDARY CACHE MODULES FEATURES PIN ASSIGNMENT (Front View)
|
OCR Scan
|
MT3LST3264
MT5LST6464
160-lead,
82430FX
256KB/512KB,
160-PIN
|
PDF
|
T664S
Abstract: No abstract text available
Text: PRELIMINARY M T2LS YT3264T 4/T6 32K X 64 S Y N C H R O N O U S SR AM MODULE |u iic = n a N SYNCHRONOUS SRAM MODULE 32K x 64 SRAM 256KB, 3.3V, PIPELINED SYNCHRONOUS BURST, SECONDARY CACHE MODULES FEATURES • • • • 160-lead, dual-in-line m em ory m odule DIMM
|
OCR Scan
|
YT3264T
256KB,
160-lead,
MT2LSYT3264T4/T6
T664S
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY |U l|r-c a rn |\J I — M T 2 L S Y T 3 2 7 2 T 4 /T 6 . M T 4 L S Y 6 4 7 2 T 4 /T 6 32K. 64K x 72 S Y N C H R O N O U S S R A M M O D U L E SYNCHRONOUS SRAM MODULE 3 2 K, 64K x 72 SRAM 256KB/512KB, 3.3V, PIPELIN ED S Y N C H R O N O U S BURST, S E C O N D A R Y CACHE
|
OCR Scan
|
160-lead,
MT2LSYT3272T4/T6.
MT4LSY6472T4fT6
|
PDF
|
circuit diagram with IC 7476
Abstract: 600/DG34-1021-36-1012-F
Text: ADVANCE I^ IC R D N 32K, 64K SYNCHRONOUS SRAM MODULE X MT2LSYT3272B2, MT4LSYT6472B2 72 SYNCHRONOUS SRAM MODULE 32K, 64K x 72 SRAM +3.3V SUPPLY WITH CLOCKED, REGISTERED INPUTS AND BURST COUNTER FEATURES PIN ASSIGNMENT Top View 160-Lead, Dual Read-out DIMM
|
OCR Scan
|
MT2LSYT3272B2,
MT4LSYT6472B2
200ms
001Db53
circuit diagram with IC 7476
600/DG34-1021-36-1012-F
|
PDF
|
and pin diagram of IC 7476
Abstract: SRAM 256KB 6ns
Text: ADVANCE M I^ E 3 Q N I MT2LSYT3272C4, MT4LSYT6472C4 32K, 64K X 72 SYNCHRONOUS SRAM MODULE SYNCHRONOUS SRAM MODULE 32K, 64K x 72 SRAM +3.3V SUPPLY, FULLY REGISTERED INPUTS, OUTPUTS AND BURST COUNTER FEATURES PIN ASSIGNMENT Top View 160-Lead, Dual Read-out DIMM
|
OCR Scan
|
MT2LSYT3272C4,
MT4LSYT6472C4
200ms
and pin diagram of IC 7476
SRAM 256KB 6ns
|
PDF
|
and pin diagram of IC 7476
Abstract: 4 bit synchronous ic 7476 36-B2
Text: ADVANCE f\/|^ C 3 Q IV | I M T2LS Y T 3272B 2, M T 4LS Y T 6472B 2 32K, 64K x 72 SY N C H R O N O U S SRAM M O D U LE SYNCHRONOUS Q D A M M n O n M I V I IV I Vrff m II 32K, 64K x 72 SRAM C +3.3V SUPPLY WITH CLOCKED, REGISTERED INPUTS AND BURST COUNTER L -L .
|
OCR Scan
|
3272B
6472B
MT2LSYT3272B2,
MT4LSYT6472B2
and pin diagram of IC 7476
4 bit synchronous ic 7476
36-B2
|
PDF
|
up down counter using IC 7476
Abstract: pin diagram for IC 7476 and pin diagram of IC 7476
Text: ADVANCE U II^ C a r n N ^ MT2LSYT3272C4, MT4LSYT6472C4 32K, 64K x 72 SYNCHRONOUS SRAM MODULE SEMICONDUCTOR It SYNCHRONOUS SRAM MODULE 32K, 64K x 72 SRAM +3.3V SUPPLY, FULLY REGISTERED INPUTS, OUTPUTS AND BURST COUNTER FEATURES PIN ASSIGNMENT Top View • 80 position dual read -o u t dual in-line m e m o ry m odule
|
OCR Scan
|
MT2LSYT3272C4,
MT4LSYT6472C4
up down counter using IC 7476
pin diagram for IC 7476
and pin diagram of IC 7476
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY |m ir " C a r n |M I iib n w iii MT2LSYT3272T4/T6, MT4LSY6472T4/T6 32K 64K x 72 SYNCHRONOUS SRAM MODULE 32K, 64K x 72 SRAM SYNCHRONOUS A n A R j i H iin r M OnAM MUL/U Lrt- +3.3V s u p p l y , f u l l y r e g is t e r e d INPUTS, OUTPUTS AND BURST COUNTER
|
OCR Scan
|
MT2LSYT3272T4/T6,
MT4LSY6472T4/T6
160-Lead,
Q010L45
0010b4b
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY a /II^ C a r iflV I I o„T MT2LSYT3272T1/T2, MT4LSY6472T1/T2 32K, 64K x 72 SYNCHRONOUS SRAM MODULE SYNCHRONOUS 32K, 64K x 72 SRAM « n A * i +3-3V s u p p l y w it h c l o c k e d , r e g i s t e r e d INPUTS AND BURST COUNTER n* r > • ■■ r
|
OCR Scan
|
MT2LSYT3272T1/T2,
MT4LSY6472T1/T2
0G1GL33
|
PDF
|
72T4
Abstract: 4118 sram
Text: PRELIMINARY |\A |^ E a r ~ |S | I MT2LSYT3272T4/T6, MT4LSY6472T4/T6 32K, 64K X 72 SYNCHRONOUS SRAM MODULE SYNCHRONOUS 32K, 64K x 72 SRAM o +3.3V SUPPLY, FULLY REGISTERED INPUTS, OUTPUTS AND BURST COUNTER n A A il H I lA n ill r- o K A M IV IU IJU Lt FEATURES
|
OCR Scan
|
MT2LSYT3272T4/T6,
MT4LSY6472T4/T6
MT2LSYT3272T4T6,
MT4LSY64
72T4/T6
72T4
4118 sram
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY A A |^ C a r ~ |l\J I MT2LSYT3272T1/T2, MT4LSY6472T1/T2 32K, 64K x 72 SYNCHRONOUS SRAM MODULE SYNCHRONOUS SRAM MODULE 32K, 64K x 72 SRAM +3.3V SUPPLY WITH CLOCKED, REGISTERED INPUTS AND BURST COUNTER FEATURES PIN ASSIGNMENT Top View • 80 p o sitio n d u al read -o u t d u al in -lin e m em o ry m o d u le
|
OCR Scan
|
MT2LSYT3272T1/T2,
MT4LSY6472T1/T2
D0-D63
Q0-Q63
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE lu iir -c a r n iv i I m t 2 l s y t 3264B2 32K X 64 SYNCHRONOUS SRAM MODULE 32K x 64 SRAM SYNCHRONOUS SRAM MODULE +3.3V SUPPLY WITH CLOCKED, REGISTERED INPUTS AND BURST COUNTER FEATURES PIN ASSIGNMENT Top View • 80 position dual-read-out dual in-line memory module
|
OCR Scan
|
3264B2
200ms
|
PDF
|