Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SN74LV132ADGVR Search Results

    SN74LV132ADGVR Result Highlights (1)

    Part ECAD Model Manufacturer Description Download Buy
    SN74LV132ADGVR Texas Instruments Quadruple Positive-Nand Gates With Schmitt-Trigger Inputs 14-TVSOP -40 to 125 Visit Texas Instruments Buy
    SF Impression Pixel

    SN74LV132ADGVR Price and Stock

    Texas Instruments SN74LV132ADGVR

    IC GATE NAND 4CH 2-INP 14TVSOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74LV132ADGVR Cut Tape 1,890 1
    • 1 $0.46
    • 10 $0.318
    • 100 $0.2465
    • 1000 $0.20868
    • 10000 $0.20868
    		Buy Now
    SN74LV132ADGVR Digi-Reel 1,890 1
    • 1 $0.46
    • 10 $0.318
    • 100 $0.2465
    • 1000 $0.20868
    • 10000 $0.20868
    		Buy Now
    SN74LV132ADGVR Reel 2,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.17125
    		Buy Now
    Mouser Electronics SN74LV132ADGVR 1,300
    • 1 $0.46
    • 10 $0.285
    • 100 $0.229
    • 1000 $0.209
    • 10000 $0.171
    		Buy Now
    Verical SN74LV132ADGVR 4,000 1,855
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.2023
    		Buy Now
    Rochester Electronics SN74LV132ADGVR 4,690 1
    • 1 $0.1903
    • 10 $0.1903
    • 100 $0.1789
    • 1000 $0.1618
    • 10000 $0.1618
    		Buy Now

    Rochester Electronics LLC SN74LV132ADGVR

    IC GATE NAND 4CH 2-INP 14TVSOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74LV132ADGVR Bulk 1,516
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.2
    		Buy Now

    SN74LV132ADGVR Datasheets (12)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    SN74LV132ADGVR Texas Instruments SN74LV132 - Quadruple Positive-Nand Gates With Schmitt-Trigger Inputs 14-TVSOP -40 to 85 Original PDF
    SN74LV132ADGVR Texas Instruments QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS Original PDF
    SN74LV132ADGVR Texas Instruments Quadruple Positive-NAND Gates with Schmitt-Trigger Inputs Original PDF
    SN74LV132ADGVR Texas Instruments Quadruple Positive-Nand Gates With Schmitt-Trigger Inputs 14-TVSOP -40 to 85 Original PDF
    SN74LV132ADGVR Texas Instruments Logic - Gates and Inverters, Integrated Circuits (ICs), IC GATE NAND 4CH 2-INP 14-TVSOP Original PDF
    SN74LV132ADGVRE4 Texas Instruments SN74LV132 - Quadruple Positive-Nand Gates With Schmitt-Trigger Inputs 14-TVSOP -40 to 85 Original PDF
    SN74LV132ADGVRE4 Texas Instruments Quadruple Positive-Nand Gates With Schmitt-Trigger Inputs Original PDF
    SN74LV132ADGVRE4 Texas Instruments Quadruple Positive-Nand Gates With Schmitt-Trigger Inputs 14-TVSOP -40 to 85 Original PDF
    SN74LV132ADGVRE4 Texas Instruments Logic - Gates and Inverters, Integrated Circuits (ICs), IC GATE NAND 4CH 2-INP 14-TVSOP Original PDF
    SN74LV132ADGVRG4 Texas Instruments SN74LV132 - Quadruple Positive-Nand Gates With Schmitt-Trigger Inputs 14-TVSOP -40 to 85 Original PDF
    SN74LV132ADGVRG4 Texas Instruments Quadruple Positive-Nand Gates With Schmitt-Trigger Inputs 14-TVSOP -40 to 85 Original PDF
    SN74LV132ADGVRG4 Texas Instruments Logic - Gates and Inverters, Integrated Circuits (ICs), IC GATE NAND 4CH 2-INP 14-TVSOP Original PDF

    SN74LV132ADGVR Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    SN74LV132APWR

    Abstract: A115-A C101 LV132A SN54LV132A SN74LV132A
    Text: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C


    Original     		PDF SN54LV132A, SN74LV132A SCLS394H 000-V A114-A) A115-A) SN54LV132A SN74LV132APWR A115-A C101 LV132A SN54LV132A SN74LV132A

    A115-A

    Abstract: C101 LV132A SN54LV132A SN74LV132A
    Text: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C


    Original     		PDF SN54LV132A, SN74LV132A SCLS394H 000-V A114-A) A115-A) SN54LV132A A115-A C101 LV132A SN54LV132A SN74LV132A

    schematic diagram atx Power supply 500w

    Abstract: pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS
    Text: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 Digital Signal Processors, iCoupler , iMEMS® and iSensor . . . . . 805, 2707, 2768-2769 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-568 RF Connectors . . . . . . . . . . . . . . . . . . . . . . Pages 454-455


    Original     		PDF P462-ND P463-ND LNG295LFCP2U LNG395MFTP5U US2011) schematic diagram atx Power supply 500w pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS

    A115-A

    Abstract: C101 LV132A SN54LV132A SN74LV132A
    Text: SN54LV132A, SN74LV132A www.ti.com SCLS394I – APRIL 1999 – REVISED JUNE 2010 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS Check for Samples: SN54LV132A, SN74LV132A FEATURES 1 • • • • 2-V to 5.5-V VCC Operation Max tpd of 9 ns at 5 V


    Original     		PDF SN54LV132A, SN74LV132A SCLS394I 000-V A114-A) A115-A) SN54LV132A. A115-A C101 LV132A SN54LV132A SN74LV132A

    Untitled

    Abstract: No abstract text available
    Text: SN54LV132A, SN74LV132A QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS SCLS394C – APRIL 1998 – REVISED MAY 2000 D D D D D D D EPIC  Enhanced-Performance Implanted CMOS Process Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C


    Original     		PDF SN54LV132A, SN74LV132A SCLS394C MIL-STD-883, SN74LV132A, ////roarer/root/data13/imaging/BIT. /08032000/TXII/08022000/sn74lv132a SDYU001M, SCAU001A, SCEM128,

    Untitled

    Abstract: No abstract text available
    Text: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C


    Original     		PDF SN54LV132A, SN74LV132A SCLS394H 000-V A114-A) A115-A) SN54LV132A

    A115-A

    Abstract: C101 LV132A SN54LV132A SN74LV132A
    Text: SN54LV132A, SN74LV132A QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS SCLS394D – APRIL 1998 – REVISED JANUARY 2001 D D D D SN54LV132A . . . J OR W PACKAGE SN74LV132A . . . D, DB, DGV, NS, OR PW PACKAGE TOP VIEW 2-V to 5.5-V VCC Operation Typical VOLP (Output Ground Bounce)


    Original     		PDF SN54LV132A, SN74LV132A SCLS394D SN54LV132A 000-V A114-A) A115-A) A115-A C101 LV132A SN54LV132A SN74LV132A

    Untitled

    Abstract: No abstract text available
    Text: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C


    Original     		PDF SN54LV132A, SN74LV132A SCLS394H SN54LV132A SN74LV132A LV132A

    Untitled

    Abstract: No abstract text available
    Text: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C


    Original     		PDF SN54LV132A, SN74LV132A SCLS394H SN54LV132A SN74LV132A LV132A

    LV132A

    Abstract: A115-A C101 SN54LV132A SN74LV132A
    Text: SN54LV132A, SN74LV132A QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS SCLS394D – APRIL 1998 – REVISED JANUARY 2001 D D D D SN54LV132A . . . J OR W PACKAGE SN74LV132A . . . D, DB, DGV, NS, OR PW PACKAGE TOP VIEW 2-V to 5.5-V VCC Operation Typical VOLP (Output Ground Bounce)


    Original     		PDF SN54LV132A, SN74LV132A SCLS394D SN54LV132A 000-V A114-A) A115-A) LV132A A115-A C101 SN54LV132A SN74LV132A

    A115-A

    Abstract: C101 LV132A SN54LV132A SN74LV132A
    Text: SN54LV132A, SN74LV132A QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS SCLS394D – APRIL 1998 – REVISED JANUARY 2001 D D D D SN54LV132A . . . J OR W PACKAGE SN74LV132A . . . D, DB, DGV, NS, OR PW PACKAGE TOP VIEW 2-V to 5.5-V VCC Operation Typical VOLP (Output Ground Bounce)


    Original     		PDF SN54LV132A, SN74LV132A SCLS394D SN54LV132A 000-V A114-A) A115-A) A115-A C101 LV132A SN54LV132A SN74LV132A

    Untitled

    Abstract: No abstract text available
    Text: SN54LV132A, SN74LV132A QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS SCLS394D – APRIL 1998 – REVISED JANUARY 2001 D D D D SN54LV132A . . . J OR W PACKAGE SN74LV132A . . . D, DB, DGV, NS, OR PW PACKAGE TOP VIEW 2-V to 5.5-V VCC Operation Typical VOLP (Output Ground Bounce)


    Original     		PDF SN54LV132A, SN74LV132A SCLS394D 000-V A114-A) A115-A) SN54LV132A SN74LV132A

    A115-A

    Abstract: C101 LV132A SN54LV132A SN74LV132A
    Text: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C


    Original     		PDF SN54LV132A, SN74LV132A SCLS394H 000-V A114-A) A115-A) SN54LV132A A115-A C101 LV132A SN54LV132A SN74LV132A

    Untitled

    Abstract: No abstract text available
    Text: SN54LV132A, SN74LV132A www.ti.com SCLS394I – APRIL 1999 – REVISED JUNE 2010 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS Check for Samples: SN54LV132A, SN74LV132A FEATURES 1 • • • • 2-V to 5.5-V VCC Operation Max tpd of 9 ns at 5 V


    Original     		PDF SN54LV132A, SN74LV132A SCLS394I 000-V A114-A) A115-A) SN54LV132A.

    Untitled

    Abstract: No abstract text available
    Text: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C


    Original     		PDF SN54LV132A, SN74LV132A SCLS394H SN54LV132A SN74LV132A LV132A

    Untitled

    Abstract: No abstract text available
    Text: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C


    Original     		PDF SN54LV132A, SN74LV132A SCLS394H SN54LV132A SN74LV132A LV132A

    LV132A

    Abstract: A115-A C101 SN54LV132A SN74LV132A
    Text: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394G − APRIL 1998 − REVISED DECEMBER 2004 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C


    Original     		PDF SN54LV132A, SN74LV132A SCLS394G 000-V A114-A) A115-A) SN54LV132A LV132A A115-A C101 SN54LV132A SN74LV132A

    Untitled

    Abstract: No abstract text available
    Text: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C


    Original     		PDF SN54LV132A, SN74LV132A SCLS394H SN54LV132A SN74LV132A LV132A

    LV132A

    Abstract: SN54LV132A SN74LV132A SN74LV132AD SN74LV132ADBR SN74LV132ADR SN74LV132ANSR SN74LV132APW SN74LV132APWR SN74LV132APWT
    Text: SN54LV132A, SN74LV132A QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS SCLS394E – APRIL 1998 – REVISED JULY 2003 D D D D SN54LV132A . . . J OR W PACKAGE SN74LV132A . . . D, DB, DGV, NS, OR PW PACKAGE TOP VIEW 2-V to 5.5-V VCC Operation Max tpd of 9 ns at 5 V


    Original     		PDF SN54LV132A, SN74LV132A SCLS394E SN54LV132A 000-V A114-A) A115-A) LV132A SN54LV132A SN74LV132A SN74LV132AD SN74LV132ADBR SN74LV132ADR SN74LV132ANSR SN74LV132APW SN74LV132APWR SN74LV132APWT

    220v AC voltage stabilizer schematic diagram

    Abstract: LG color tv Circuit Diagram tda 9370 1000w inverter PURE SINE WAVE schematic diagram schematic diagram atx Power supply 500w TV SHARP IC TDA 9381 PS circuit diagram wireless spy camera 9744 mini mainboard v1.2 sony 279-87 transistor E 13005-2 superpro lx
    Text: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 AD9272 Analog Front End, iMEMS Accelerometers & Gyroscopes . . . . . . 782, 2583 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-528 Acceleration and Pressure Sensors . . . . . . . . . . . . . . . . . . . . . . . . . . Page 2585


    Original     		PDF AD9272 P462-ND LNG295LFCP2U P463-ND LNG395MFTP5U 220v AC voltage stabilizer schematic diagram LG color tv Circuit Diagram tda 9370 1000w inverter PURE SINE WAVE schematic diagram schematic diagram atx Power supply 500w TV SHARP IC TDA 9381 PS circuit diagram wireless spy camera 9744 mini mainboard v1.2 sony 279-87 transistor E 13005-2 superpro lx

    Untitled

    Abstract: No abstract text available
    Text: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C


    Original     		PDF SN54LV132A, SN74LV132A SCLS394H SN54LV132A SN74LV132A LV132A

    Untitled

    Abstract: No abstract text available
    Text: SN54LV132A, SN74LV132A www.ti.com SCLS394I – APRIL 1999 – REVISED JUNE 2010 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS Check for Samples: SN54LV132A, SN74LV132A FEATURES 1 • • • • 2-V to 5.5-V VCC Operation Max tpd of 9 ns at 5 V


    Original     		PDF SN54LV132A, SN74LV132A SCLS394I 000-V A114-A) A115-A) SN54LV132A.

    Untitled

    Abstract: No abstract text available
    Text: SN54LV132A, SN74LV132A www.ti.com SCLS394I – APRIL 1999 – REVISED JUNE 2010 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS Check for Samples: SN54LV132A, SN74LV132A FEATURES 1 • • • • 2-V to 5.5-V VCC Operation Max tpd of 9 ns at 5 V


    Original     		PDF SN54LV132A, SN74LV132A SCLS394I 000-V A114-A) A115-A) SN54LV132A.

    LV132A

    Abstract: No abstract text available
    Text: SN54LV132A, SN74LV132A www.ti.com SCLS394I – APRIL 1999 – REVISED JUNE 2010 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS Check for Samples: SN54LV132A, SN74LV132A FEATURES 1 • • • • 2-V to 5.5-V VCC Operation Max tpd of 9 ns at 5 V


    Original     		PDF SN54LV132A, SN74LV132A SCLS394I 000-V A114-A) A115-A) SN54LV132A. LV132A