marvell Prestera
Abstract: 98FX902 Prestera PRESTERA SWITCH marvell API
Text: Switching Solutions Prestera -FX902 Stack Fabric Processor with Integrated SERDES 98FX902 PRODUCT OVERVIEW 6 SERDES SERDES Port 4 SERDES 4 SERDES The Marvell¨ Presteraª-FX family of fabric processors offer exceptional expandability and scalability for Prestera
|
Original
|
PDF
|
PresteraTM-FX902
98FX902
Prestera-FX902
marvell Prestera
98FX902
Prestera
PRESTERA SWITCH
marvell API
|
amcc CDR
Abstract: Velio ORSO42G5 ORSO82G5 ORT42G5 ORT82G5 ORT8850 025UI
Text: HIGH PERFORMANCE PROGRAMMABLE SERDES SOLUTIONS sysHSI SERDES Technology sysHSI SERDES Enabled Devices High Performance SERDES Cost Effective SERDES ORT82G5 / 42G5 ORSO82G5 / 42G5 ORT8850H ORT8850L ispXPGA ispGDX2 3.7 – 0.6 Gbps 2.7 – 0.6 Gbps 850 – 126 Mbps
|
Original
|
PDF
|
ORT82G5
ORSO82G5
ORT8850H
ORT8850L
ORT8850.
ORT8850
850Mbps
I0153
amcc CDR
Velio
ORSO42G5
ORT42G5
ORT8850
025UI
|
8b/10b-Serializer Coding Example
Abstract: IBM serdes ds92lv18 optical link DS92LV18 8b/10b-Serializer serdes 8b 10b
Text: DesignCon 2004 SerDes Architectures and Applications Dave Lewis, National Semiconductor Corporation Abstract When most system designers look at serializer/deserializer SerDes devices, they often compare speed and power without considering how the SerDes works and what it
|
Original
|
PDF
|
8B/10B
8b/10b-Serializer Coding Example
IBM serdes
ds92lv18 optical link
DS92LV18
8b/10b-Serializer
serdes 8b 10b
|
CONN CRD 19
Abstract: R1P50 ORSO42G5 ORSO82G5 ORT42G5 ORT82G5 PRBS31
Text: Hspice CML IO Kit User’s Manual Simulation of Lattice SC and ORCA Product CML SERDES Interfaces OVERVIEW The Lattice HSpice IO Kit contains a collection of HSpice model files that allow SERDES serial data link simulation across a PCB module or backplane hardware system. The SERDES buffer models are extracted
|
Original
|
PDF
|
|
prbs generator
Abstract: verilog prbs generator verilog code of prbs pattern generator 86112A verilog code of parallel prbs pattern generator DESIGN AND IMPLEMENTATION OF PRBS GENERATOR lfe3-95e alarm clock verilog code DSO81304B DSO81394B
Text: LatticeECP3 SERDES Eye/Backplane Demo Design User’s Guide August 2010 UG24_01.2 LatticeECP3 SERDES Eye/Backplane Demo Design User’s Guide Lattice Semiconductor Introduction This document provides technical information and instructions on using the LatticeECP3 SERDES Eye/Backplane Demo Design. The demo has been designed to demonstrate the performance of the LatticeECP3 SERDES
|
Original
|
PDF
|
TN1176.
prbs generator
verilog prbs generator
verilog code of prbs pattern generator
86112A
verilog code of parallel prbs pattern generator
DESIGN AND IMPLEMENTATION OF PRBS GENERATOR
lfe3-95e
alarm clock verilog code
DSO81304B
DSO81394B
|
ispClock5406
Abstract: AN6081 SG-710ECK ispClock5400 SG-71 ispCLOCK5406D
Text: Driving SERDES Devices with the ispClock5400D Differential Clock Buffer October 2009 Application Note AN6081 Introduction In this application note we focus on how the ispClock 5406D and a low-cost CMOS oscillator can be utilized to drive the reference clock for SERDES-based applications. SERDES applications require accurate and low-jitter
|
Original
|
PDF
|
ispClock5400D
AN6081
ispClockTM5406D
ispClock5406D
1-800-LATTICE
ispClock5406
AN6081
SG-710ECK
ispClock5400
SG-71
|
2n2222 sot23
Abstract: CTS-RT1402B7 32K153-400E3 HW-USBN-2A Schematic ispCLK5620A 2n2222 sot23 transistor M21 sot23 m21 sot23 transistor 22HP037 RN15G
Text: LatticeECP2M SERDES Evaluation Board User’s Guide May 2010 Revision: EB25_01.7 LatticeECP2M SERDES Evaluation Board User’s Guide Lattice Semiconductor Introduction This user’s guide describes the LatticeECP2M™ SERDES Evaluation Board featuring the LatticeECP2M FPGA.
|
Original
|
PDF
|
LatticeECP2M-50
1000PF-0402SMT
2n2222 sot23
CTS-RT1402B7
32K153-400E3
HW-USBN-2A Schematic
ispCLK5620A
2n2222 sot23 transistor
M21 sot23
m21 sot23 transistor
22HP037
RN15G
|
HDMP-2634
Abstract: 70841A C0603X7R160-104KNE CB10 E1 to fiber optic converter circuit
Text: Agilent HDMP-2634 2.5/1.25 GBd Serdes Circuit Data Sheet Description This data sheet describes the HDMP-2634 Serdes device for 2.5 GBd serial data rates. The HDMP-2634 Serdes is a silicon bipolar integrated circuit in a metallized QFP package. It provides a
|
Original
|
PDF
|
HDMP-2634
HDMP-2634
10-bit
MP-2634
5980-2107E
70841A
C0603X7R160-104KNE
CB10
E1 to fiber optic converter circuit
|
TP04100A-1
Abstract: HPE3610A thermostream ps224 TP0410 HPE3630A Bit-Error HP6213A HPE3648A ORT42G5
Text: ORT42G5 and ORT82G5 High-Speed Backplane Measurements April 2003 Technical Note TN1027 Introduction The Lattice ORT82G5 FPSC device contains two Quad-SERDES blocks. The Lattice ORT42G5 FPSC device contains one Quad-SERDES block. Each SERDES SERializer/DESerializer provides a serial high-speed backplane
|
Original
|
PDF
|
ORT42G5
ORT82G5
TN1027
10GEC
TN1032
TP04100A-1
HPE3610A
thermostream
ps224
TP0410
HPE3630A
Bit-Error
HP6213A
HPE3648A
|
laser diode spice model simulation
Abstract: No abstract text available
Text: Agilent EEsof EDA W1714 SystemVue AMI Modeling Kit W1713 SystemVue SerDes Model Library Data Sheet Agilent’s W1714 SystemVue AMI Modeling Kit consists of SerDes libraries for SystemVue plus automatic IBIS AMI model generation. The W1713 SystemVue SerDes Model Library is a subset of W1714 that omits its code generation feature. It is used for architecture optimization of a serializer/deserializer SerDes
|
Original
|
PDF
|
W1714
W1713
5991-0170EN
laser diode spice model simulation
|
TN1176 LatticeECP3 SERDES/PCS Usage Guide
Abstract: CML buffer BLM41PG471SN1L TN1114 TN1189 900-BGA tn1124 signal path designer
Text: Electrical Recommendations for Lattice SERDES February 2010 Technical Note TN1114 Introduction LatticeECP3, LatticeECP2/M, and LatticeSC/M SERDES integrates high-speed, differential Current Mode Logic CML input and output buffers which offer significant advantages in switching speed while providing improved
|
Original
|
PDF
|
TN1114
TN1176 LatticeECP3 SERDES/PCS Usage Guide
CML buffer
BLM41PG471SN1L
TN1114
TN1189
900-BGA
tn1124
signal path designer
|
2.5V RELAY
Abstract: relay coil 270r PASB SMT-1210 108505686 J119 pDS4102-DL2 J117 al15 schematic J122 transistor
Text: High-Speed SERDES Briefcase Board Evaluation Board for ORSO/ORT82G5, ispGDX2 and ispPAC Devices User’s Guide March 2007 Revision: EB01_01.1 Lattice Semiconductor High-Speed SERDES Briefcase Board User’s Guide Introduction This user’s guide describes the Lattice High-Speed SERDES Briefcase Board, a stand-alone evaluation board for
|
Original
|
PDF
|
ORSO/ORT82G5,
ORSO82G5
ORT82G5
ispGDX2-256
ispPAC-POWR1208.
ulS09,
SA054A00-
P3828119
2.5V RELAY
relay coil 270r
PASB
SMT-1210
108505686
J119
pDS4102-DL2
J117
al15 schematic
J122 transistor
|
ENG-46158
Abstract: TMS320C6457 MDIO EMAC TMS320TCI6484 RG142 RG178 RG316 SPRU811 TMS320C6457 SPRUGK9 1.8v sGMII phy
Text: Application Report SPRAAY1A—October 2009 TMS320TCI6484 and TMS320C6457 SerDes Implementation Guidelines High-Performance and Multicore Processors This document contains implementation instructions for the two serializer/deserializer-based interfaces SerDes on the TMS320TCI6484 and
|
Original
|
PDF
|
TMS320TCI6484
TMS320C6457
TMS320C6457
ENG-46158
TMS320C6457 MDIO EMAC
RG142
RG178
RG316
SPRU811
SPRUGK9
1.8v sGMII phy
|
Thermonics T-2500
Abstract: thermostream EYE DIAGRAM thermonics HPE3630A ORSO42G5 ORSO82G5 ORT42G5 ORT82G5 10GEC
Text: ORTx2G5, ORSOx2G5 and ORSPI4 High-Speed Backplane Measurements July 2004 Technical Note TN1027 Introduction The Lattice ORT82G5 and ORSO82G5 FPSC devices contain two Quad-SERDES blocks. The Lattice ORT42G5, ORSO42G5 and ORSPI4 FPSC devices contain one Quad-SERDES block. Each SERDES SERializer/DESerializer provides a serial high-speed backplane transceiver interface, operational at data rates up to 3.7 Gbit/s for the
|
Original
|
PDF
|
TN1027
ORT82G5
ORSO82G5
ORT42G5,
ORSO42G5
10GEC
TN1032
TN1033
Thermonics T-2500
thermostream
EYE DIAGRAM
thermonics
HPE3630A
ORT42G5
10GEC
|
|
SONET equalizer
Abstract: 10gbps serdes 1gbps serdes XAUI MAX3804 MAX3805 MAX3982 MAX3983 MAX3984 MAX3785
Text: Analog Solutions for Digital Problems High-Speed ASICs Running Out of Steam? ASIC OR SerDes PREEMPHASIS DRIVER 100cm, 6-mil WIDE MICROSTRIP 4 ASIC OR SerDes RECEIVE EQUALIZER 6.25Gbps OUTPUT WITHOUT MAXIM EQUALIZER Restore System Margin with Maxim Equalizers
|
Original
|
PDF
|
100cm,
25Gbps
MAX3986
10Gbps
10Gbps
MAX3986
SONET equalizer
10gbps serdes
1gbps serdes
XAUI
MAX3804
MAX3805
MAX3982
MAX3983
MAX3984
MAX3785
|
RGMII to SGMII bridge
Abstract: SGMII RGMII bridge macsec SHA-256 Cryptographic Accelerator linksec hifn 4450 SHA-256 tcam
Text: ECC DDR2 SDRAM 32/39-bit HIPP lll 4450 Memory Bridge RNG DPU Fast Path Policy TCAM Public-Key Engine Ch 0 RGMll/ RTBl Ch 1 SGMll/ SerDes Buffer Buffer Packet Queue Manager Code RAM Data RAM Data RAM Bridge SGMll/ SerDes Code RAM Post Crypto Processor Crypto
|
Original
|
PDF
|
32/39-bit
4450HG-200
4450HG-200-K*
PB-4450-ver3.
RGMII to SGMII bridge
SGMII RGMII bridge
macsec
SHA-256 Cryptographic Accelerator
linksec
hifn 4450
SHA-256
tcam
|
X3-230-1994
Abstract: No abstract text available
Text: HDMP-1685A 1.25 Gbps Four Channel SerDes with 5-Pin DDR SSTL_2 Parallel Interface Data Sheet Functional Description This data sheet describes HDMP-1685A, a 1.25 Gbps, four-channel, 5-pin per channel parallel interface SERDES device. The HDMP-1685A 5-pin parallel
|
Original
|
PDF
|
HDMP-1685A
HDMP-1685A,
HDMP-1685A
208-pin
5988-1304EN
5988-2143EN
X3-230-1994
|
SY 351/6
Abstract: HP8656B service manual PWB 826 service manual PS 224 CITS25 DXSN2112 pj 939 PS-224 2 X 2 DUAL CROSSPOINT SWITCH amcc 10G palce programming algorithm
Text: SERDES Handbook April 2003 Dear Valued Customer, Lattice Semiconductor is pleased to provide you this second edition of our SERDES Handbook. Since offering the initial version last year, we have introduced several new products based on our superior sysHSI technology:
|
Original
|
PDF
|
ORT42G5
ORSO82G5
ORT82G5
ORSO42G5
1-800-LATTICE
B0039
SY 351/6
HP8656B service manual
PWB 826 service manual
PS 224
CITS25
DXSN2112
pj 939
PS-224
2 X 2 DUAL CROSSPOINT SWITCH amcc 10G
palce programming algorithm
|
HDMP-1637A
Abstract: No abstract text available
Text: Gigabit Ethernet SerDes Circuit with Differential PECL Clock Inputs HDMP-1637A SerDes Features • IEEE 802.3z Gigabit Ethernet Compatible, Supports 1250 MBd Gigabit Ethernet • Based on X3T11 “10 Bit Specification” • Low Power Consumption • 10 mm 64-pin PQFP Package
|
Original
|
PDF
|
HDMP-1637A
X3T11
64-pin
HDMP-1637A.
5968-5119E
|
DC PICO Ace 25
Abstract: hyperlynx BU 0603 S 261 Hall IDT77V7101 AN-261 2.2 k ohm resistor txcg2
Text: IDT77V7101 SERDES Transceiver Application Note AN-261 By Ritesh Kapahi Notes Introduc oduction This document is intended to assist customers in using IDT77V7101, which is a complete 1.25Gbps Ethernet Serializer/Deserializer SERDES transceiver in a single IC and is compatible with IEEE 802.3z
|
Original
|
PDF
|
IDT77V7101
AN-261
IDT77V7101,
25Gbps
IDT77V7101
10x10mm
14x14mm
8b/10b
10bit
DC PICO Ace 25
hyperlynx
BU 0603
S 261 Hall
AN-261
2.2 k ohm resistor
txcg2
|
GDX2
Abstract: LX64EV-3F100C
Text: ispGDX2 Family Includes High, Performance t os -C w Lo “E” Series July 2004 Features • High Performance Bus Switching Preliminary Data Sheet ■ Two Options Available • High bandwidth – Up to 12.8 Gbps SERDES – Up to 38 Gbps (without SERDES)
|
Original
|
PDF
|
15x10)
360MHz
LX128EV
LX128EV-5F208I
LX128EB
LX128EB-5F208I
LX128EC
LX128EC-5F208I
LX256EV
LX256EV-5F484I
GDX2
LX64EV-3F100C
|
Untitled
Abstract: No abstract text available
Text: Revised September 2005 FIN24AC PSerDes¥ 22-Bit Bi-Directional Serializer/Deserializer General Description The FIN24AC P SerDes¥ is a low power Serializer/Deserializer SerDes that can help minimize the cost and power of transferring wide signal paths. Through the use of serialization, the
|
Original
|
PDF
|
FIN24AC
22-Bit
|
Untitled
Abstract: No abstract text available
Text: ispGDX2 Family Includes High, Performance t os -C w Lo “E” Series July 2004 Features • High Performance Bus Switching Preliminary Data Sheet ■ Two Options Available • High bandwidth – Up to 12.8 Gbps SERDES – Up to 38 Gbps (without SERDES)
|
Original
|
PDF
|
15x10)
360MHz
LX128EV
LX128EV-5F208I
LX128EB
LX128EB-5F208I
LX128EC
LX128EC-5F208I
LX256EV
LX256EV-5F484I
|
Untitled
Abstract: No abstract text available
Text: Semicustom Products UT90nSDTC-EVB, 3.125 Gbps Quad-lane SerDes Macro Evaluation Board Data Sheet February 2014 www.aeroflex.com/RadHardASIC FEATURES Aeroflex UT90nHBD 3.125 Gbps SerDes Macro transceiver, CMOS9SF RadHard-by-Design SMA interfaced Quad Full-Duplex High-Speed Serial
|
Original
|
PDF
|
UT90nSDTC-EVB,
UT90nHBD
|