Untitled
Abstract: No abstract text available
Text: 74LCX14 Low Voltage Hex Inverter with 5V Tolerant Schmitt Trigger Inputs Features General Description • 5V tolerant inputs The LCX14 contains six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitterfree output signals. In addition, they have a greater noise
|
Original
|
74LCX14
LCX14
|
PDF
|
74LCX14
Abstract: 74LCX14BQX 74LCX14M 74LCX14MTC 74LCX14SJ LCX14 M14A M14D MTC14
Text: 74LCX14 Low Voltage Hex Inverter with 5V Tolerant Schmitt Trigger Inputs Features General Description • 5V tolerant inputs The LCX14 contains six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitterfree output signals. In addition, they have a greater noise
|
Original
|
74LCX14
LCX14
74LCX14
74LCX14BQX
74LCX14M
74LCX14MTC
74LCX14SJ
M14A
M14D
MTC14
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74LCX14 Low Voltage Hex Inverter with 5V Tolerant Schmitt Trigger Inputs Features General Description • 5V tolerant inputs The LCX14 contains six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitterfree output signals. In addition, they have a greater noise
|
Original
|
74LCX14
LCX14
|
PDF
|
74lvc2g14
Abstract: cd Schmitt Trigger marking 2Y sot26
Text: 74LVC2G14 DUAL SCHMITT TRIGGER INVERTER Description Pin Assignments Top View The 74LVC2G14 is a dual Schmitt trigger inverter gate with standard push-pull outputs. The device is designed for 1A operation with a power supply range of 1.65V to 5.5V. The inputs are tolerant to 5.5V allowing this device to be used in a
|
Original
|
74LVC2G14
74LVC2G14
OT363
OT363
OT26/363
DS35163
cd Schmitt Trigger
marking 2Y sot26
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74LVC14A HEX INVERTERS WITH SCHMITT TRIGGER INPUTS Description Pin Assignments The 74LVC14A provides six independent schmitt trigger inverter buffers. The device is designed for operation with a power supply range of 1.65V to 5.5V. The inputs are tolerant
|
Original
|
74LVC14A
74LVC14A
S0-14
SO-14
DS35262
|
PDF
|
LCX14
Abstract: 74LCX14 74LCX14M 74LCX14MTC 74LCX14SJ M14A M14D MTC14 LCX14 fairchild
Text: 74LCX14 Low Voltage Hex Inverter with 5V Tolerant Schmitt Trigger Inputs General Description Features The LCX14 contains six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have a greater noise margin than conventional inverters.
|
Original
|
74LCX14
LCX14
74LCX14
74LCX14M
74LCX14MTC
74LCX14SJ
M14A
M14D
MTC14
LCX14 fairchild
|
PDF
|
lcx14
Abstract: 74LCX14MX DIODE B50 74LCX14 74LCX14M 74LCX14MTC 74LCX14MTCX 74LCX14SJ 74LCX14SJX M14A
Text: 74LCX14 Low Voltage Hex Inverter with 5V Tolerant Schmitt Trigger Inputs General Description Features The LCX14 contains six inverter gates each with a Schmitt trigger input They are capable of transforming slowly changing input signals into sharply defined jitter-free output
|
Original
|
74LCX14
LCX14
74LCX14MX
DIODE B50
74LCX14
74LCX14M
74LCX14MTC
74LCX14MTCX
74LCX14SJ
74LCX14SJX
M14A
|
PDF
|
74LCX14
Abstract: 74LCX14M 74LCX14MTC 74LCX14SJ LCX14 M14A M14D MTC14
Text: Revised March 1999 74LCX14 Low Voltage Hex Inverter with 5V Tolerant Schmitt Trigger Inputs General Description Features The LCX14 contains six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have a greater noise margin
|
Original
|
74LCX14
LCX14
74LCX14
74LCX14M
74LCX14MTC
74LCX14SJ
M14A
M14D
MTC14
|
PDF
|
power inverter schematic diagram
Abstract: 74LCX14 74LCX14M 74LCX14MTC 74LCX14SJ LCX14 M14A M14D MTC14
Text: Revised January 2001 74LCX14 Low Voltage Hex Inverter with 5V Tolerant Schmitt Trigger Inputs General Description Features The LCX14 contains six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have a greater noise margin
|
Original
|
74LCX14
LCX14
power inverter schematic diagram
74LCX14
74LCX14M
74LCX14MTC
74LCX14SJ
M14A
M14D
MTC14
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Revised September 2004 74LCX14 Low Voltage Hex Inverter with 5V Tolerant Schmitt Trigger Inputs General Description Features The LCX14 contains six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have a greater noise margin
|
Original
|
74LCX14
LCX14
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Revised August 2004 74LCX14 Low Voltage Hex Inverter with 5V Tolerant Schmitt Trigger Inputs General Description Features The LCX14 contains six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have a greater noise margin
|
Original
|
74LCX14
LCX14
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Revised November 2004 74LCX14 Low Voltage Hex Inverter with 5V Tolerant Schmitt Trigger Inputs General Description Features The LCX14 contains six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have a greater noise margin
|
Original
|
74LCX14
LCX14
|
PDF
|
LCX14
Abstract: 74LCX14 74LCX14BQX 74LCX14M 74LCX14MTC 74LCX14MTCX 74LCX14MX 74LCX14SJ M14A M14D
Text: Revised February 2005 74LCX14 Low Voltage Hex Inverter with 5V Tolerant Schmitt Trigger Inputs General Description Features The LCX14 contains six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have a greater noise margin
|
Original
|
74LCX14
LCX14
74LCX14
74LCX14BQX
74LCX14M
74LCX14MTC
74LCX14MTCX
74LCX14MX
74LCX14SJ
M14A
M14D
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ESMT AD82550A Stereo Digital Audio Amplifier with Headphone Driver Features Applications 16/18/20/24-bit input with I2S data format PSNR & DR A-weighting Loudspeaker: 98dB (PSNR), 106dB (DR) Headphone: 87dB (PSNR), 96dB (DR) Multiple sampling frequencies (Fs)
|
Original
|
AD82550A
16/18/20/24-bit
106dB
12kHz,
16kHz,
05kHz,
24kHz
32kHz,
48kHz,
64kHz,
|
PDF
|
|
22CV10
Abstract: 22CV10A PAL22V10 PEEL22LV10AZJ-25 PEEL22LV10AZP-25 PEEL22LV10AZS-25 PEEL22LV10AZT-25
Text: PEEL 22LV10AZ -25 CMOS Programmable Electrically Erasable Logic Device Features Low Voltage, Ultra Low Power Operation - Vcc = 2.7 to 3.6 V - Icc = 5 µA typical at standby - Icc = 1.5 mA (typical) at 1 MHz - Meets JEDEC LV Interface Spec (JESD8-A) - 5 Volt tolerant inputs and I/O’s
|
Original
|
22LV10AZ
22CV10
22CV10A
PAL22V10
PEEL22LV10AZJ-25
PEEL22LV10AZP-25
PEEL22LV10AZS-25
PEEL22LV10AZT-25
|
PDF
|
22CV10
Abstract: 22CV10A PAL22V10 PEEL22LV10AZJ-25 PEEL22LV10AZP-25 PEEL22LV10AZS-25
Text: PEEL 22LV10AZ -25 CMOS Programmable Electrically Erasable Logic Device Features Low Voltage, Ultra Low Power Operation - Vcc = 2.7 to 3.6 V - Icc = 5 µA typical at standby - Icc = 1.5 mA (typical) at 1 MHz - Meets JEDEC LV Interface Spec (JESD8-A) - 5 Volt tolerant inputs and I/O’s
|
Original
|
22LV10AZ
22CV10
22CV10A
PAL22V10
PEEL22LV10AZJ-25
PEEL22LV10AZP-25
PEEL22LV10AZS-25
|
PDF
|
74LVC2G17
Abstract: A115-A C101 DFN1010 74LVC2G marking CL SOT363
Text: 74LVC2G17 DUAL SCHMITT TRIGGER BUFFER Description Pin Assignments The 74LVC2G17 is a dual Schmitt trigger buffer gate with Top View standard push-pull outputs. The device is designed for operation with a power supply range of 1.65V to 5.5V. The 1A 1 6 1Y
|
Original
|
74LVC2G17
74LVC2G17
OT26/SOT363
DS35164
A115-A
C101
DFN1010
74LVC2G
marking CL SOT363
|
PDF
|
74LVC2G14
Abstract: A115-A C101 DFN1010 marking 52 sot363
Text: 74LVC2G14 DUAL SCHMITT TRIGGER INVERTER Description Pin Assignments The 74LVC2G14 is a dual Schmitt trigger inverter gate with Top View standard push-pull outputs. The device is designed for operation with a power supply range of 1.65V to 5.5V. The 1A 1
|
Original
|
74LVC2G14
74LVC2G14
OT26/SOT363
DS35163
A115-A
C101
DFN1010
marking 52 sot363
|
PDF
|
code z5
Abstract: No abstract text available
Text: 74LVC2G14 DUAL SCHMITT TRIGGER INVERTER Description Pin Assignments The 74LVC2G14 is a dual Schmitt trigger inverter gate with Top View standard push-pull outputs. The device is designed for (Top View) 6 1Y 1A 1 operation with a power supply range of 1.65V to 5.5V. The
|
Original
|
74LVC2G14
74LVC2G14
OT363
DS35163
code z5
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74LVC2G17 DUAL SCHMITT TRIGGER BUFFER Pin Assignments Description The 74LVC2G17 is a dual Schmitt trigger buffer gate with Top View standard push-pull outputs. The device is designed for (Top View) 1A 1 operation with a power supply range of 1.65V to 5.5V. The
|
Original
|
74LVC2G17
74LVC2G17
OT363
DS35164
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74LVC2G17 DUAL SCHMITT TRIGGER BUFFER Description Pin Assignments The 74LVC2G17 is a dual Schmitt trigger buffer gate with Top View standard push-pull outputs. The device is designed for (Top View) 1A 1 operation with a power supply range of 1.65V to 5.5V. The
|
Original
|
74LVC2G17
74LVC2G17
OT363
DS35164
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74LVC2G14 DUAL SCHMITT TRIGGER INVERTER Pin Assignments Description The 74LVC2G14 is a dual Schmitt trigger inverter gate with Top View standard push-pull outputs. The device is designed for (Top View) 6 1Y 1A 1 operation with a power supply range of 1.65V to 5.5V. The
|
Original
|
74LVC2G14
74LVC2G14
OT363
DS35163
|
PDF
|
lcx14
Abstract: 74LCX14MTC
Text: LCX14 & Semiconductor National 74LCX14 Low Voltage Hex Inverter with 5V Tolerant Schmitt Trigger Inputs General Description Features The LCX14 contains six inverter gates each with à Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output
|
OCR Scan
|
LCX14
74LCX14
LCX14
74LCX14MTC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE INFORMATION Semiconductor NC7LCX14 Low Voltage Single Inverter with 5V Tolerant Schmitt Trigger Inputs General Description The LCX14 contains a single inverter with a Schmitt trigger input. It is capable of transforming a slowly changing input signal into a sharply defined, jitter-free output signal. In addition, it has greater noise margin than conventional inverters.
|
OCR Scan
|
NC7LCX14
NC7LCX14
LCX14
LCX014
bS01155
bS01122
|
PDF
|