RLDRAM
Abstract: content addressable memory low power ternary "Content Addressable Memory" ternary
Text: RLDRAM 2 Memory: Addressing Networking Memory Requirements ISSI’s RLDRAM 2 Memory is a reduced-latency DRAM that offers fast random access 20ns tRC , making RLDRAM ideal for communication applications ranging from access nodes to core routers. table applications. Additionally, RLDRAM’s large density
|
Original
|
288Mb
576Mb
400MHz
400MHz
RLDRAM
content addressable memory low power
ternary
"Content Addressable Memory" ternary
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 256Mb: x16, x32 2.5V VEXT, 1.8V VDD, 1.8V VDDQ, RLDRAM Features Reduced Latency DRAM RLDRAM MT49H8M32 – 1 Meg x 32 x 8 banks MT49H16M16 – 2 Meg x 16 x 8 banks For the latest data sheet, refer to Micron’s Web site: www.micron.com/products/dram/rldram/
|
Original
|
256Mb:
MT49H8M32
MT49H16M16
09005aef81121545/source:
09005aef810c0ffc
256Mbx16x32RLDRAM
|
PDF
|
RLDRAM
Abstract: No abstract text available
Text: RLDRAM II Controller MegaCore Function Errata Sheet March 2007, MegaCore Version 7.0 This document addresses known errata and documentation issues for the RLDRAM II Controller MegaCore function version 7.0. Errata are functional defects or errors, which may cause the RLDRAM II Controller
|
Original
|
|
PDF
|
transistor SMD DKL
Abstract: BA5 marking MARKING SMD x9 Micron DDR marking H12 smd cod A22 SMD MARKING CODE A53 SMD Marking Code marking BAX marking code a02 SMD Transistor Marking D1c
Text: 288Mb: x36, x18, x9 2.5V VEXT, 1.8V VDD, HSTL, RLDRAM II Features 288Mb CIO Reduced Latency RLDRAM II MT49H8M36 MT49H16M18 MT49H32M9 For the latest data sheet, refer to Micron’s Web site: www.micron.com/rldram Features Figure 1: • 400 MHz DDR operation (800 Mb/s/pin data rate)
|
Original
|
288Mb:
288Mb
MT49H8M36
MT49H16M18
MT49H32M9
09005aef80a41b46/Source:
09005aef809f284b
MT49H8M36
transistor SMD DKL
BA5 marking
MARKING SMD x9
Micron DDR marking H12
smd cod
A22 SMD MARKING CODE
A53 SMD Marking Code
marking BAX
marking code a02 SMD Transistor
Marking D1c
|
PDF
|
RLDRAM
Abstract: diode V6
Text: RLDRAM II Controller MegaCore Function Errata Sheet December 2006, MegaCore Version 6.1 This document addresses known errata and documentation issues for the RLDRAM II Controller MegaCore function version 6.1. Errata are functional defects or errors, which may cause the RLDRAM II Controller
|
Original
|
|
PDF
|
MT49H16M18C
Abstract: No abstract text available
Text: 16 Meg x 18 2.5V VEXT, 1.8V VDD, HSTL, SIO, RLDRAM II Features 288Mb SIO Reduced Latency RLDRAM II MT49H16M18C For the latest data sheet, refer to Micron’s Web site: www.micron.com/rldram Features Figure 1: • 400 MHz DDR operation (800 Mb/s/pin data rate)
|
Original
|
288Mb
MT49H16M18C
09005aef80a41b59/Source:
09005aef811ba111
MT49H8M18C
MT49H16M18C
|
PDF
|
15READ
Abstract: marking ba5 MT49H8M18C MT49H16M18C
Text: 288Mb: 16 Meg x 18 2.5V VEXT, 1.8V VDD, HSTL, SIO, RLDRAM II Features 288Mb SIO Reduced Latency RLDRAM II MT49H16M18C For the latest data sheet, refer to Micron’s Web site: www.micron.com/rldram Features Figure 1: • 400 MHz DDR operation (800 Mb/s/pin data rate)
|
Original
|
288Mb:
288Mb
MT49H16M18C
09005aef80a41b59/Source:
09005aef811ba111
MT49H8M18C
15READ
marking ba5
MT49H16M18C
|
PDF
|
hspice MT49H16M36
Abstract: MT49H16M36FM MT49H16M36 MT49H32M18FM
Text: Advance‡ 576Mb: x36, x18, x9 2.5V VEXT, 1.8V VDD, HSTL, RLDRAM II Features 576Mb CIO Reduced Latency RLDRAM II MT49H16M36 MT49H32M18 MT49H64M9 For the latest data sheet, refer to Micron’s Web site: www.micron.com/rldram Features Figure 1: • 533 MHz DDR operation (1,067 Mb/s/pin data rate)
|
Original
|
576Mb:
576Mb
MT49H16M36
MT49H32M18
MT49H64M9
09005aef81fe35b2/Source:
09005aef81f83d49
hspice MT49H16M36
MT49H16M36FM
MT49H32M18FM
|
PDF
|
09005aef809f284b
Abstract: No abstract text available
Text: 288Mb: x36, x18, x9 2.5V VEXT, 1.8V VDD, HSTL, RLDRAM II Features 288Mb CIO Reduced Latency RLDRAM II MT49H8M36 MT49H16M18 MT49H32M9 Features Figure 1: • 400 MHz DDR operation (800 Mb/s/pin data rate) • Organization 8 Meg x 36, 16 Meg x 18, and 32 Meg x 9
|
Original
|
288Mb:
288Mb
MT49H8M36
MT49H16M18
MT49H32M9
09005aef80a41b46/Source:
09005aef809f284b
|
PDF
|
MT49H16M18
Abstract: No abstract text available
Text: ADVANCE‡ 8 MEG x 36, 16 MEG x 18, 32 MEG x 9 2.5V VEXT, 1.8V VDD, HSTL, RLDRAM II 288Mb CIO REDUCED LATENCY RLDRAM II MT49H8M36 MT49H16M18 MT49H32M9 FEATURES Figure 1 144-Ball µBGA • 288Mb • 400 MHz DDR operation (800 Mb/s/pin data rate) • Organization
|
Original
|
288Mb
288Mb
output0006,
MT49H8M36
MT49H16M18
|
PDF
|
Untitled
Abstract: No abstract text available
Text: RLDRAM II Controller MegaCore Function Release Notes May 2007, MegaCore Version 7.1 These release notes for the RLDRAM II Controller MegaCore function version 7.1 contain the following information: • ■ ■ ■ ■ System Requirements System Requirements
|
Original
|
|
PDF
|
BA6A
Abstract: marking code d2c smd
Text: 256Mb: x16, x32 2.5V VEXT, 1.8V VDD, 1.8V VDDQ, RLDRAM REDUCED LATENCY DRAM RLDRAM MT49H8M32 – 1 Meg x 32 x 8 Banks MT49H16M16 – 2 Meg x 16 x 8 Banks Features Figure 1: 144-Ball µFBGA • 256Mb • Organization 8 Meg x 32, 16 Meg x 16 in 8 banks
|
Original
|
256Mb:
256Mb
09005aef81121545/source:
09005aef810c0ffc
256Mbx16x32RLDRAM
BA6A
marking code d2c smd
|
PDF
|
Untitled
Abstract: No abstract text available
Text: RLDRAM II Controller MegaCore Function Release Notes March 2007, MegaCore Version 7.0 These release notes for the RLDRAM II Controller MegaCore function version 7.0 contain the following information: • ■ ■ ■ ■ System Requirements System Requirements
|
Original
|
|
PDF
|
RLDRAM
Abstract: AMD64
Text: RLDRAM II Controller MegaCore Function October 2005, MegaCore Version 1.0.0 Release Notes These release notes for the RLDRAM II Controller MegaCore function version 1.0.0 contain the following information: • ■ ■ ■ ■ System Requirements System Requirements
|
Original
|
2000/XP
32-bit
AMD64,
EM64T
32-bit
64-bit)
RLDRAM
AMD64
|
PDF
|
|
AMD64
Abstract: RLDRAM
Text: RLDRAM II Controller MegaCore Function Release Notes April 2006, MegaCore Version 1.1.0 These release notes for the RLDRAM II Controller MegaCore function version 1.1.0 contain the following information: • ■ ■ ■ ■ ■ System Requirements System Requirements
|
Original
|
2000/XP
32-bit
AMD64,
EM64T
32-bit
AMD64
RLDRAM
|
PDF
|
MT49H16M18
Abstract: No abstract text available
Text: ADVANCE‡ 8 MEG x 36, 16 MEG x 18, 32 MEG x 9 2.5V VEXT, 1.8V VDD, HSTL, RLDRAM II 288Mb CIO REDUCED LATENCY RLDRAM II MT49H8M36 MT49H16M18 MT49H32M9 FEATURES Figure 1 144-Ball FBGA • 288Mb • 400 MHz DDR operation (800 Mb/s/pin data rate) • Organization
|
Original
|
288Mb
288Mb
output0006,
MT49H8M36
MT49H16M18
|
PDF
|
RLDRAM
Abstract: MT49H16M18C
Text: 288Mb: x18 2.5V VEXT, 1.8V VDD, HSTL, SIO, RLDRAM 2 Features SIO RLDRAM 2 MT49H16M18C – 16 Meg x 18 x 8 banks Features Options1 • 533 MHz DDR operation 1.067 Gb/s/pin data rate • 38.4 Gb/s peak bandwidth (x36 at 533 MHz clock frequency) • Organization
|
Original
|
288Mb:
MT49H16M18C
09005aef80a41b59/Source:
09005aef811ba111
2003Micron
RLDRAM
MT49H16M18C
|
PDF
|
MT49H16M18
Abstract: No abstract text available
Text: 8 MEG x 36, 16 MEG x 18, 32 MEG x 9 2.5V VEXT, 1.8V VDD, HSTL, RLDRAM II 288MB CIO REDUCED LATENCY RLDRAM II MT49H8M36 MT49H16M18 MT49H32M9 Features Figure 1: 144-Ball FBGA • 288Mb • 400 MHz DDR operation (800 Mb/s/pin data rate) • Organization
|
Original
|
288MB
MT49H8M36
MT49H16M18
MT49H32M9
144-Ball
288Mb
09005aef80a41b46/zip:
09005aef809f284b
MT49H8M36
MT49H16M18
|
PDF
|
576mb
Abstract: MT44K16M36PA-093E
Text: 576Mb: x18, x36 RLDRAM 3 Features RLDRAM 3 MT44K32M18 – 2 Meg x 18 x 16 Banks MT44K16M36 – 1 Meg x 36 x 16 Banks Options1 Features • Clock cycle and tRC timing – 0.93ns and tRC MIN = 8ns (RL3-2133) – 0.93ns and tRC (MIN) = 10ns (RL3-2133) – 1.07ns and tRC (MIN) = 8ns
|
Original
|
576Mb:
MT44K32M18
MT44K16M36
09005aef84003617
576mb
MT44K16M36PA-093E
|
PDF
|
MT49H16M18C
Abstract: No abstract text available
Text: ADVANCE‡ 16 MEG x 18, 32 MEG x 9 2.5V VEXT, 1.8V VDD, HSTL, SIO, RLDRAM II 288Mb SIO REDUCED LATENCY RLDRAM II MT49H16M18C MT49H32M9C FEATURES Figure 1 144-Ball µBGA • 288Mb • 400 MHz DDR operation (800 Mb/s/pin data rate) • Organization - 16 Meg x 18, 32 Meg x 9 Separate I/O
|
Original
|
288Mb
288Mb
clo68-3900
MT49H16M18C
|
PDF
|
MICRON BGA PART MARKING
Abstract: RLDRAM 09005aef809f284b MT49H16M36
Text: 576Mb: x9, x18, x36 2.5V VEXT, 1.8V VDD, HSTL, CIO, RLDRAM II Features CIO RLDRAM II MT49H64M9 – 64 Meg x 9 x 8 Banks MT49H32M18 – 32 Meg x 18 x 8 Banks MT49H16M36 – 16 Meg x 36 x 8 Banks Features Figure 1: • 533 MHz DDR operation 1.067 Gb/s/pin data rate
|
Original
|
576Mb:
MT49H64M9
MT49H32M18
MT49H16M36
09005aef80a41b46/Source:
09005aef809f284b
MICRON BGA PART MARKING
RLDRAM
MT49H16M36
|
PDF
|
MT49H16M36
Abstract: MT49H32M18C
Text: 576Mb: x9, x18 2.5V VEXT, 1.8V VDD, HSTL, SIO, RLDRAM II Features SIO RLDRAM II MT49H32M18C – 32 Meg x 18 x 8 banks MT49H64M9C – 64 Meg x 9 x 8 banks Features Figure 1: • 533 MHz DDR operation 1.067 Gb/s/pin data rate • 38.4 Gb/s peak bandwidth (x18 at 533 MHz clock
|
Original
|
576Mb:
MT49H32M18C
MT49H64M9C
09005aef815b2df8/Source:
09005aef811ba111
MT49H16M36
MT49H32M18C
|
PDF
|
MT49H16M36
Abstract: No abstract text available
Text: 576Mb: x9, x18, x36 2.5V VEXT, 1.8V VDD, HSTL, CIO, RLDRAM II Features CIO RLDRAM II MT49H64M9 – 64 Meg x 9 x 8 Banks MT49H32M18 – 32 Meg x 18 x 8 Banks MT49H16M36 – 16 Meg x 36 x 8 Banks Features Figure 1: • 533 MHz DDR operation 1.067 Gb/s/pin data rate
|
Original
|
576Mb:
MT49H64M9
MT49H32M18
MT49H16M36
09005aef80a41b46/Source:
09005aef809f284b
MT49H16M36
|
PDF
|
MT49H16M18
Abstract: No abstract text available
Text: 288Mb: x9, x18, x36 2.5V VEXT, 1.8V VDD, HSTL, CIO, RLDRAM II Features CIO RLDRAM II MT49H32M9 – 32 Meg x 9 x 8 Banks MT49H16M18 – 16 Meg x 18 x 8 Banks MT49H8M36 – 8 Meg x 36 x 8 Banks Features Figure 1: • 400 MHz DDR operation 800 Mb/s/pin data rate
|
Original
|
288Mb:
MT49H32M9
MT49H16M18
MT49H8M36
09005aef80a41b46/Source:
09005aef809f284b
MT49H16M18
|
PDF
|