SPVU019
Abstract: LAD4-LAD31
Text: SMJ34020A GRAPHICS SYSTEM PROCESSOR SGUS011D - APRIL 1991 - REVISED SEPTEMBER 2004 D D D D D D D 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 A B C D E F G H J K L M N P R 132-PIN QUAD FLATPACK TOP VIEW 100 D 145-PIN GRID ARRAY PACKAGE (TOP VIEW) 1 99 33 67 66
|
Original
|
SMJ34020A
SGUS011D
SMJ34020A-32/40
125/100-ns
32-Bit
512-Megabyte
SMJ34010
16com/clocks
SPVU019
LAD4-LAD31
|
PDF
|
RCA15
Abstract: 0x01000800 NTH44
Text: TMS320C82 DIGITAL SIGNAL PROCESSOR SPRS048 — APRIL 1998 • • • • • GGP PACKAGE BOTTOM VIEW Single Chip Parallel MIMD DSP Over 1.5 Billion RISC-like Operations per Second Master Processor (MP) − 32-Bit RISC Processor − IEEE-754 Floating Point
|
Original
|
TMS320C82
SPRS048
32-Bit
IEEE-754
64-Bit
480M-Byte/s
RCA15
0x01000800
NTH44
|
PDF
|
Untitled
Abstract: No abstract text available
Text: RCA Jacks GANGED & Stacked RCA Series RCA-7 RCA-7 .374 [9.5] 1.575 [40.0] .590 [15.0] .590 [15.0] .216 [5.5] .394 [10.0] ø.327 [8.3] .315 [8.0] RCA-7-2-Y/W/R .197 [5.0] .157 [4.0] .295 [7.5] 1.76 [37.50] .590 .590 [15.0] [15.0] .197 [5.0] 1 .342 [8.7] CIRCUIT TYPE 2
|
Original
|
RCA-10-4-W/R
RCA-11
RCA-11-4-Y/W/R
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TMS320C82 DIGITAL SIGNAL PROCESSOR SPRS048 — APRIL 1998 • • • • • GGP PACKAGE BOTTOM VIEW Single Chip Parallel MIMD DSP Over 1.5 Billion RISC-like Operations per Second Master Processor (MP) − 32-Bit RISC Processor − IEEE-754 Floating Point
|
Original
|
TMS320C82
SPRS048
32-Bit
IEEE-754
64-Bit
480M-Byte/s
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Not Recommended For New Designs SM34020APCM40 GRAPHICS SYSTEM PROCESSOR SGLS361 − JULY 2006 D Class B High-Reliability Processing D 1-µm CMOS Technology D Commercial Operating Temperature Range D D D D D D D D 0°C to 70°C SM34020APCM40 100-ns Instruction Cycle Time
|
Original
|
SM34020APCM40
SGLS361
100-ns
32-Bit
512-Megabyte
SM34010
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SMJ34020A GRAPHICS SYSTEM PROCESSOR SGUS011D − APRIL 1991 − REVISED SEPTEMBER 2004 D D D D D D D 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 A B C D E F G H J K L M N P R 132-PIN QUAD FLATPACK TOP VIEW 100 D 145-PIN GRID ARRAY PACKAGE ( TOP VIEW ) 1 99 33
|
Original
|
SMJ34020A
SGUS011D
145-Pin
132-Pin
SMJ34020A-32/
100-ns
32-Bit
512-Megabyte
SMJ34010
|
PDF
|
BUV48I
Abstract: BU808DXI BD699 buv18a BD241CFI transistor 2SA1046 BUW52I BU808DFI equivalent BU724AS 2SA1046
Text: BIPOLAR TRANSISTOR INTRODUCTION TO BIPOLAR CROSS REFERENCE In order to improve our overall service, SGS-THOMSON has introduced a system of preferred transistor sales types. The following cross-reference is intended as a guide to identify sales types that may be suitable
|
Original
|
2N3016
2N3021
2N3022
2N3023
2N3024
2N3025
2N3026
2N3055
2N3076
2N3171
BUV48I
BU808DXI
BD699
buv18a
BD241CFI
transistor 2SA1046
BUW52I
BU808DFI equivalent
BU724AS
2SA1046
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SMJ34020A GRAPHICS SYSTEM PROCESSOR SGUS011D - APRIL 1991 - REVISED SEPTEMBER 2004 D D D D D D D 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 A B C D E F G H J K L M N P R 132-PIN QUAD FLATPACK TOP VIEW 100 D 145-PIN GRID ARRAY PACKAGE (TOP VIEW) 1 99 33 67 66
|
Original
|
SMJ34020A
SGUS011D
SMJ34020A-32/40
125/100-ns
32-Bit
512-Megabyte
SMJ34010
|
PDF
|
0x0035-0x0038
Abstract: No abstract text available
Text: TMS320C82 DIGITAL SIGNAL PROCESSOR SPRS048 — APRIL 1998 • • • • • GGP PACKAGE BOTTOM VIEW Single Chip Parallel MIMD DSP Over 1.5 Billion RISC-like Operations per Second Master Processor (MP) − 32-Bit RISC Processor − IEEE-754 Floating Point
|
Original
|
TMS320C82
SPRS048
32-Bit
IEEE-754
64-Bit
480M-Byte/s
0x0035-0x0038
|
PDF
|
C82 diode
Abstract: AD27 AD29 AD30 TMS320C82
Text: TMS320C82 DIGITAL SIGNAL PROCESSOR SPRS048 — APRIL 1998 • • • • • GGP PACKAGE BOTTOM VIEW Single Chip Parallel MIMD DSP Over 1.5 Billion RISC-like Operations per Second Master Processor (MP) − 32-Bit RISC Processor − IEEE-754 Floating Point
|
Original
|
TMS320C82
SPRS048
32-Bit
IEEE-754
64-Bit
480M-Byte/s
C82 diode
AD27
AD29
AD30
TMS320C82
|
PDF
|
C0001
Abstract: No abstract text available
Text: Not Recommended for New Designs SM34020A GRAPHICS SYSTEM PROCESSOR SGUS057 − FEBRUARY 2005 D Class B High-Reliability Processing D 1-µm CMOS Technology D Military Operating Temperature Range D D D D D D D D −40°C to 110°C SM34020A-32/ 40 125 / 100-ns Instruction Cycle Time
|
Original
|
SM34020A
SGUS057
145-PIN
SM34020A-32/
100-ns
32-Bit
512-Megabyte
SMJ34010
C0001
|
PDF
|
AK7601AVQ
Abstract: No abstract text available
Text: ASAHI KASEI [AKD7601A-A] AKD7601A-A AK7601AVQ Evaluation Board Rev.0 GENERAL DESCRIPTION The AKD7601A-A is an evaluation board for AK7601AVQ,which is a highly integrated audio processor including a stereo ADC, three stereo DAC and digital function equalizers, digital filters, delay, etc . It is
|
Original
|
AKD7601A-A]
AKD7601A-A
AK7601AVQ
AKD7601A-A
AK7601AVQ
100uF
LM1084-3
LM1084-5V
|
PDF
|
HA7101
Abstract: SPVU019 HA30 SM34010 SM34020APCM40
Text: SM34020APCM40 GRAPHICS SYSTEM PROCESSOR SGLS361 − JULY 2006 D Class B High-Reliability Processing D 1-µm CMOS Technology D Commercial Operating Temperature Range D D D D D D D D 0°C to 70°C SM34020APCM40 100-ns Instruction Cycle Time Fully Programmable 32-Bit
|
Original
|
SM34020APCM40
SGLS361
100-ns
32-Bit
512-Megabyte
SM34010
HA7101
SPVU019
HA30
SM34010
SM34020APCM40
|
PDF
|
Hsync Vsync csync
Abstract: 110C SM34020AGBS40 SMJ34020A
Text: SM34020A GRAPHICS SYSTEM PROCESSOR SGUS057 − FEBRUARY 2005 D Class B High-Reliability Processing D 1-µm CMOS Technology D Military Operating Temperature Range D D D D D D D D −40°C to 110°C SM34020A-32/ 40 125 / 100-ns Instruction Cycle Time Fully Programmable 32-Bit
|
Original
|
SM34020A
SGUS057
SM34020A-32/
100-ns
32-Bit
512-Megabyte
SMJ34010
Hsync Vsync csync
110C
SM34020AGBS40
SMJ34020A
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: SMJ34020A GRAPHICS SYSTEM PROCESSOR SGUS011D − APRIL 1991 − REVISED SEPTEMBER 2004 D D D D D D D 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 A B C D E F G H J K L M N P R 132-PIN QUAD FLATPACK TOP VIEW 100 D 145-PIN GRID ARRAY PACKAGE ( TOP VIEW ) 1 99 33
|
Original
|
SMJ34020A
SGUS011D
145-Pin
132-Pin
SMJ34020A-32/
100-ns
32-Bit
512-Megabyte
SMJ34010
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SMJ34020A GRAPHICS SYSTEM PROCESSOR SGUS011D - APRIL 1991 - REVISED SEPTEMBER 2004 D D D D D D D 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 A B C D E F G H J K L M N P R 132-PIN QUAD FLATPACK TOP VIEW 100 D 145-PIN GRID ARRAY PACKAGE (TOP VIEW) 1 99 33 67 66
|
Original
|
SMJ34020A
SGUS011D
SMJ34020A-32/40
125/100-ns
32-Bit
512-Megabyte
SMJ34010
16com/clocks
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SM34020A GRAPHICS SYSTEM PROCESSOR SGUS057 − FEBRUARY 2005 D Class B High-Reliability Processing D 1-µm CMOS Technology D Military Operating Temperature Range D D D D D D D D −40°C to 110°C SM34020A-32/ 40 125 / 100-ns Instruction Cycle Time Fully Programmable 32-Bit
|
Original
|
SM34020A
SGUS057
145-PIN
SM34020A-32/
100-ns
32-Bit
512-Megabyte
SMJ34010
|
PDF
|
C82 diode
Abstract: AD27 AD29 AD30 TMS320C82
Text: TMS320C82 DIGITAL SIGNAL PROCESSOR SPRS048 — APRIL 1998 • • • • • GGP PACKAGE BOTTOM VIEW Single Chip Parallel MIMD DSP Over 1.5 Billion RISC-like Operations per Second Master Processor (MP) − 32-Bit RISC Processor − IEEE-754 Floating Point
|
Original
|
TMS320C82
SPRS048
32-Bit
IEEE-754
64-Bit
480M-Byte/s
C82 diode
AD27
AD29
AD30
TMS320C82
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SMJ34020A GRAPHICS SYSTEM PROCESSOR SGUS011D - APRIL 1991 - REVISED SEPTEMBER 2004 D D D D D D D 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 A B C D E F G H J K L M N P R 132-PIN QUAD FLATPACK TOP VIEW 100 D 145-PIN GRID ARRAY PACKAGE (TOP VIEW) 1 99 33 67 66
|
Original
|
SMJ34020A
SGUS011D
132-PIN
145-PIN
SMJ34020A-32/40
125/100-ns
32-Bit
512-Megabyte
|
PDF
|
LAD0-LAD31
Abstract: No abstract text available
Text: SMJ34020A GRAPHICS SYSTEM PROCESSOR SGUS011D - APRIL 1991 - REVISED SEPTEMBER 2004 D D D D D D D 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 A B C D E F G H J K L M N P R 132-PIN QUAD FLATPACK TOP VIEW 100 D 145-PIN GRID ARRAY PACKAGE (TOP VIEW) 1 99 33 67 66
|
Original
|
SMJ34020A
SGUS011D
132-PIN
145-PIN
SMJ34020A-32/40
125/100-ns
32-Bit
512-Megabyte
LAD0-LAD31
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SMJ34020A GRAPHICS SYSTEM PROCESSOR SGUS011D - APRIL 1991 - REVISED SEPTEMBER 2004 D D D D D D D 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 A B C D E F G H J K L M N P R 132-PIN QUAD FLATPACK TOP VIEW 100 D 145-PIN GRID ARRAY PACKAGE (TOP VIEW) 1 99 33 67 66
|
Original
|
SMJ34020A
SGUS011D
SMJ34020A-32/40
125/100-ns
32-Bit
512-Megabyte
SMJ34010
16/clocks
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SMJ34020A GRAPHICS SYSTEM PROCESSOR SGUS011B – APRIL 1991 – REVISED AUGUST 1995 D D D D D D D 145-PIN GRID ARRAY PACKAGE BOTTOM VIEW 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 A B C D E F G H J K L M N P R 132-PIN QUAD FLATPACK ( TOP VIEW ) 100 D Flexible Multi-Processor Interface
|
Original
|
SMJ34020A
SGUS011B
SMJ34020A-32/
100-ns
32-Bit
512-Megabyte
SMJ34010
Proces145
SSYA008
|
PDF
|
XG1010
Abstract: NT39 rs048
Text: TMS320C82 DIGITAL SIGNAL PROCESSOR SPRS048 — APRIL 1998 GGP PACKAGE BOTTOM VIEW Single Chip Parallel MIMD DSP Over 1.5 Billion RISC-like Operations per Second . j AT AE AD AC AB M Y W V u T R P N M L K J H G F E D C 6 A Master Processor (MP) - 32-Bit RISC Processor
|
OCR Scan
|
TMS320C82
SPRS048
32-Bit
IEEE-754
64-Bit
480M-Byte/s
XG1010
NT39
rs048
|
PDF
|
TMS34020-32
Abstract: SPVU019 74ALS373 TMS34010 TMS34020 TMS34020-40 TMS34020A TMS34020A-40 GSP 45T 125 C00040
Text: TMS34020, TMS34020A GRAPHICS SYSTEM PROCESSORS SPVS004B — MARCH 1990 — REVISED OCTOBER 1990 145-Pln Grid Array Package • Instruction Cycle Time: — 100 ns . . . TMS34020-40 Advance Information — 100 ns . . . TMS34020A-40 (Advance Information) — 125 ns . . TMS34020-32
|
OCR Scan
|
TMS34020,
TMS34020A
SPVS004B
TMS34020-40
TMS34020A-40
TMS34020-32
32-Bit
512-Megabyte
TMS34010
TMS34020-32
SPVU019
74ALS373
TMS34010
TMS34020
TMS34020-40
TMS34020A
TMS34020A-40
GSP 45T 125
C00040
|
PDF
|
