18 x 16 barrel shifter
Abstract: 2,1ST1 cdva AT75C310 "vector instructions" saturation BI153
Text: Features • • • • • • • • • • Fully Autonomous DSP System 16-bit Fixed-point OakDSPCore 24K x 16 of Uploadable Program RAM 16K x 16 of Data RAM 2K x 16 of X-RAM 2K x 16 of Y-RAM X-RAM and Y-RAM Accessible within the Same Cycle On-chip Emulation Module
|
Original
|
PDF
|
16-bit
AT75C310
16-bit,
11/00/0M
18 x 16 barrel shifter
2,1ST1
cdva
"vector instructions" saturation
BI153
|
GE133
Abstract: cdva AT75C AT75C220 AT75C320 GT Plus Oncore "vector instructions" saturation FS Oncore
Text: Features • • • • • • • • • • • Fully Autonomous DSP System 16-bit Fixed-point OakDSPCore 24K x 16 of Uploadable Program RAM 16K x 16 of Data RAM 2K x 16 of X-RAM 2K x 16 of Y-RAM X-RAM and Y-RAM Accessible within the Same Cycle JTAG Interface Available on AT75C220 and AT75C320
|
Original
|
PDF
|
16-bit
AT75C220
AT75C320
AT75C
16-bit,
1368B
GE133
cdva
AT75C320
GT Plus Oncore
"vector instructions" saturation
FS Oncore
|
oak dsp opcodes
Abstract: cdva AT75C AT75C220 AT75C320 AT75C DSP Subsystem "vector instructions" saturation
Text: Features • • • • • • • • • • • Fully Autonomous DSP System 16-bit Fixed-point OakDSPCore 24K x 16 of Uploadable Program RAM 16K x 16 of Data RAM 2K x 16 of X-RAM 2K x 16 of Y-RAM X-RAM and Y-RAM Accessible within the Same Cycle JTAG Interface Available on AT75C220 and AT75C320
|
Original
|
PDF
|
16-bit
AT75C220
AT75C320
AT75C
16-bit,
1368C
08/02/0M
oak dsp opcodes
cdva
AT75C320
AT75C DSP Subsystem
"vector instructions" saturation
|
ST9036C1
Abstract: ST90T36C6 microcontroller ST9036 ST90T36 ST9036 ST9036C 10 35L a8 capacitor crystal 24mhz st92 80pin PQFP80
Text: ST9036 16K ROM / 256 RAM HCMOS MCU WITH RAM AND A/D CONVERTER Register oriented 8/16 bit CORE with RUN, WFI and HALT modes Minimum instruction cycle time : 500ns 12MHz internal Internal Memory : ROM 16Kbytes RAM 256 bytes 224 general purpose registers available as RAM,
|
Original
|
PDF
|
ST9036
500ns
12MHz
16Kbytes
PQFP80
80-pin
ST9036Q
68-lead
ST9036C
ST9036C1
ST90T36C6
microcontroller ST9036
ST90T36
ST9036
ST9036C
10 35L a8 capacitor
crystal 24mhz
st92 80pin
PQFP80
|
asynchronous dram diagramed with explanation
Abstract: C1995 NS32CG821A NS32CG821AV-20 NS32CG821AV-25 NSCG821 NSCG821A V68A Dynamic RAM Controller ce760
Text: October 1990 NS32CG821A microCMOS Programmable 1M Dynamic RAM Controller Driver General Description Features The NS32CG821A dynamic RAM controller provides a low cost single chip interface between dynamic RAM and the NS32CG16 The NS32CG821A generates all the required
|
Original
|
PDF
|
NS32CG821A
NS32CG16
asynchronous dram diagramed with explanation
C1995
NS32CG821AV-20
NS32CG821AV-25
NSCG821
NSCG821A
V68A
Dynamic RAM Controller
ce760
|
PIC12C671
Abstract: DPRAM PIC microcontroller 3 phase 8051 pic microcontroller PIC16C64 pic 8051 DS40160A multiprocessing between two 8051 phase control pic
Text: Discrete Logic Replacement Dual Port RAM Applications Author: Anton Tachev Sofia, Bulgaria 5. INTRODUCTION This application note is dedicated to implementation of the PIC12C671 as Dual Port RAM DP_RAM . This term in this article will mean a RAM structure, which is
|
Original
|
PDF
|
PIC12C671
PIC12C671.
PIC12C671,
MC68HC11Ex
DS40160A/4
005-page
DPRAM
PIC microcontroller 3 phase
8051 pic microcontroller
PIC16C64
pic 8051
DS40160A
multiprocessing between two 8051
phase control pic
|
DP8421AV-25
Abstract: No abstract text available
Text: DP8420A,DP8421A,DP8422A DP8420A DP8421A DP8422A microCMOS Programmable 256k/1M/4M Dynamic RAM Controller/Drivers Literature Number: SNOSBX7A DP8420A 21A 22A microCMOS Programmable 256k 1M 4M Dynamic RAM Controller Drivers General Description Features The DP8420A 21A 22A dynamic RAM controllers provide a
|
Original
|
PDF
|
DP8420A
DP8421A
DP8422A
DP8422A
256k/1M/4M
DP8421AV-25
|
ST9027
Abstract: ST90T27 hlx 12Mhz crystal oscillator PDIP40 PLCC44 ST9028 ST90R28 ncp54 clcc44 ST92 40
Text: ST9027, ST9028 16K ROM / 256 RAM HCMOS MCUs Register oriented 8/16 bit CORE with RUN, WFI and HALT modes Minimum instruction cycle time : 500ns 12MHz internal Internal Memory : ROM RAM ST9027 16K 256 ST9028 16K 256 224 general purpose registers available as RAM,
|
Original
|
PDF
|
ST9027,
ST9028
500ns
12MHz
ST9027
PLCC44
40-pin
44-lead
ST9027
ST90T27
hlx 12Mhz crystal oscillator
PDIP40
PLCC44
ST9028
ST90R28
ncp54
clcc44
ST92 40
|
101490
Abstract: P22n HM50464P-12 50464 ram
Text: Quick Reference Guide to Hitachi 1C Memories Package Information Reliability of Hitachi 1C Memories Applications MOS Static RAM MOS Pseudo Static RAM Application Specific Memory MOS Dynamic RAM MOS Dynamic RAM Module MOS Mask ROM MOS PROM ECL RAM HITACHI 1C MEMORY
|
OCR Scan
|
PDF
|
ADE-40
101490
P22n
HM50464P-12
50464 ram
|
rca thyristor manual
Abstract: HN623258 101490
Text: Quick Reference Guide to Hitachi 1C Memories Package Information Reliability of Hitachi 1C Memories Applications MOS Static RAM MOS Pseudo Static RAM Application Specific Memory MOS Dynamic RAM MOS Dynamic RAM Module MOS Mask ROM MOS PROM ECL RAM P> Jc^< j
|
OCR Scan
|
PDF
|
|
HM53461
Abstract: No abstract text available
Text: • APPLICATION 1. 1.1 V ID EO RAM M ultiport V ideo RAM Figure 1-1 shows general idea of video RAM. Multiport video RAM provides an internal data register SAM with the mem- Effective graphic display memory is realized by using the random port of the RAM part for graphic processor drawing
|
OCR Scan
|
PDF
|
256-kbit
HM53461,
HM53461.
HM53461
HM53461
|
Untitled
Abstract: No abstract text available
Text: June 1990 Edition 2.0 — FUJITSU DATA SHEET MB814101-80/-10/-12 CMOS 4,194,304 BIT NIBBLE MODE DYNAMIC RAM CMOS 4,194,304 x 1 Bit Nibble Mode Dynamic RAM The Fujitsu MB814101 is a fully decoded CMOS dynamic RAM DRAM that contains a total of 4,194,304 memory calls in a x 1 configuration. The MB814101 features a nibble
|
OCR Scan
|
PDF
|
MB814101-80/-10/-12
MB814101
26-LEAD
MB814101-80
MB814101-10
MB814101-12
|
Untitled
Abstract: No abstract text available
Text: F£B u FUJITSU October 1992 Edition 1.1 DATA SHEET M B S 8 1 3 2 1 0 1 - 6 0 /- 7 0 / - 8 0 CMOS 32M x 1 BIT NIBBLE MODE DYNAMIC RAM CMOS 33,554,432 x 1 BIT Nibble Mode Dynamic RAM Fujitsu MBS8132101 is a fully decoded CMOS Dynamic RAM DRAM that contains a total of
|
OCR Scan
|
PDF
|
MBS8132101
096-bits
|
Untitled
Abstract: No abstract text available
Text: FE«? i 6 '553 October 1992 Edition 3.0 FUJITSU DATA SHEET M B 8 1 1 6 1 0 1-60/-70/-80 CMOS 16Mx 1 BIT NIBBLE MODE DYNAMIC RAM CMOS 16,777,216 x 1 BIT Nibble Mode Dynamic RAM The Fujitsu MB8116101 is a fully decoded CM O S Dynamic RAM DRAM that contains a total of
|
OCR Scan
|
PDF
|
MB8116101
096-bits
|
|
|
Untitled
Abstract: No abstract text available
Text: FCT 1 g 1093 November 1992 Edition 1.0 FUJITSU DATA SHEET M B 8 1 1 7 1 0 1 - 6 0 / - 7 0 /-8 0 CMOS 16M x 1 BIT NIBBLE MODE DYNAMIC RAM CMOS 16,777,216 x 1 BIT Nibble Mode Dynamic RAM The Fujitsu MB8117101 is a fully decoded CMOS Dynamic RAM DRAM that contains a total of
|
OCR Scan
|
PDF
|
MB8117101
096-bits
|
Untitled
Abstract: No abstract text available
Text: N o v e m b e r 1 99 0 Edition 1.0 - - FUJITSU DATASHEET — MB814101-80L/-10L/-12L CMOS 4M x 1 BIT NIBBLE M O DE LO W POW ER DYNAMIC RAM CMOS 4M x 1 Bit Nibble Mode Low Power Dynamic RAM The Fujitsu MB814101 is a f ully decoded CMOS dynamic RAM DRAM that contains a
|
OCR Scan
|
PDF
|
MB814101-80L/-10L/-12L
MB814101
T-26P-M
|
Untitled
Abstract: No abstract text available
Text: June 1990 Editar 2.0 FUJITSU D A TA S H E E T — MB814101-80/-10/-12 CMOS 4,194,304 BIT NIBBLE MODE DYNAMIC RAM CMOS 4,194,304 x 1 Bit Nibble Mode Dynamic RAM The Fujitsu MB814101 is afully decoded CMOS dynamic RAM DRAM) that contains a total of 4,194,304 memory celte in ax 1 configuration. The MB814101 features a nibble
|
OCR Scan
|
PDF
|
MB814101-80/-10/-12
MB814101
26-lead
C26064S-1C
MB814101-80
MB814101-10
MB814101-12
|
0123456789ABCDEF
Abstract: 01-23-45-67-89-AB-CD-EF
Text: Notation for Data RAM 1. It's better to clear all the RAM in the program start. As you emulate in the ICE. If the RAM not used. It will be easy to find out the value still keep "Oh". 2. Be careful not to over used the data area which is used as LCD display RAM
|
OCR Scan
|
PDF
|
F/10H
0123456789ABCDEF
01-23-45-67-89-AB-CD-EF
|
DP8440-40
Abstract: D-62256
Text: February 1995 DP8440-40/DP8440-25/DP8441-40/DP8441-25 microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver General Description Features The DP8440/41 Dynamic RAM Controllers provide an easy interface between dynamic RAM arrays and 8-, 16-, 32- and
|
OCR Scan
|
PDF
|
DP8440-40/DP8440-25/DP8441-40/DP8441-25
DP8440/41
64-bit
DP8420/21/22
20-3A
DP8440-40
D-62256
|
Untitled
Abstract: No abstract text available
Text: September 1993 Edition 3.1 FUJITSU DATA SHEET MB8116101-60/-70/-80 CM O S 16M x 1 B IT NIBBLE M O D E DYNAMIC RAM CMOS 16,777,216 x 1 BIT Nibble Mode Dynamic RAM The Fujitsu MB8116101 is a fully decoded CMOS Dynamic RAM DRAM that contains a total of 16,777,216 memory cells in a x1 configuration. The MB8116101 features a "nibble" mode of
|
OCR Scan
|
PDF
|
MB8116101-60/-70/-80
MB8116101
096-bits
V32002S-5C
|
Untitled
Abstract: No abstract text available
Text: March 1993 Edition 2.0 FUjlTSU DATA SHEET M B S 8 1 3 2 1 0 1-60/-70/-80 CMOS 32M x 1 BIT NIBBLE MODE DYNAMIC RAM CMOS 33,554,432 x 1 BIT Nibble Mode Dynamic RAM Fujitsu MBS8132101 is a fully decoded CMOS Dynamic RAM DRAM that contains a total of 33,554,432 memory cells in a x1 configuration. MBS8132101 DRAM has 2 chips of 16M DRAM
|
OCR Scan
|
PDF
|
MBS8132101
096-bits
JV0006-933J2
|
krania
Abstract: 9j16 MB814101-10 MB814101-80
Text: FuflTSU June 1990 Edition 2.0 M B 8 1 4 1 0 1 -80/-10/-12 CMOS 4,194,304 B IT NIBBLE M O D E DYNAMIC RAM CMOS 4,194,304 x 1 Bit Nibble Mode Dynamic RAM The Fujitsu MB814101 is a f ully decoded C M O S dynamic RAM DRAM that contains a total o f4,194,304 memory ceils in a x 1 configuration. The MB814101 features a nibble
|
OCR Scan
|
PDF
|
MB814101-80/-10/-12
MB814101
C2B053S-1C
MB814101-80
20-LEAD
krania
9j16
MB814101-10
MB814101-80
|
Untitled
Abstract: No abstract text available
Text: November 1992 Edition 1.0 FUJITSU DATA SHEET M B 8 1 1 7 1 0 1 -60/-70/-80 CMOS 16M x 1 BIT NIBBLE MODE DYNAMIC RAM CMOS 16,777,216 x 1 BIT Nibble Mode Dynamic RAM The Fujitsu MB8117101 is a fully decoded CMOS Dynamic RAM DRAM that contains a total of 16,777,216 memory cells in a x1 configuration. The MB8117101 features a "nibble” mode of
|
OCR Scan
|
PDF
|
MB8117101
096-bits
KV0008-92YK1
|
Static RAM fujitsu
Abstract: ZIP-20P-M02
Text: FUJITSU November 1990 Edition 1.0 M B814101-80U-10U-12L CMOS 4M x 1 B IT NIBBLE M O DE LO W POW ER DYNAMIC RAM CMOS 4M x 1 Bit Nibble Mode Low Power Dynamic RAM The Fujitsu MB814101 is afu lly decoded CM OS dynam ic RAM DRAM that contains a total of 4,194,304 memory cells in a x 1 configuration. TheM B814101 features a nibble
|
OCR Scan
|
PDF
|
MB814101-80U-10U-
MB814101
FPT-26P-M01
FPT-26P-M02
Static RAM fujitsu
ZIP-20P-M02
|
