QUEUING Search Results

PCI express PCB footprint

Abstract: TSI382 PCI FOOTPRINT lqfp-176 pcb LAYOUT LQFP-176 PCI footprint 176 lqfp msi computers pci non-transparent bridge Motherboards laptop layout
Contextual Info: Tsi382 PCI Express to PCI Bridge Features General • PCI Express to PCI bridge • Transparent, Non-transparent and Opaque modes • Efficient queuing and buffering for low latency and high throughput • Compliant with the following specifications: – PCI Express Base 1.1

BCM5715

Abstract: BCM5715C BCM5715C datasheet BCM5715C DEVICE PIN OUT southbridge broadcom BCM5715C "network interface controller"
Contextual Info: BCM5715C DUAL-PORT GIGABIT ETHERNET CONTROLLER WITH A PCI EXPRESS® HOST INTERFACE FEATURES • Advanced Features - Priority queuing—802.1p layer 2 priority encoding - Virtual LANs—802.1q VLAN tagging and support for up to 64 VLANs - Jumbo frames 9 KB

Tsi381

Abstract: TSI382 camera pcie "Video Decoder 66 MHZ pex 8112 80E2000
Contextual Info: Tsi381 PCIe® to PCI Bridge Product Brief Features Device Overview General • PCI Express to PCI bridge • Transparent, Non-transparent, and Opaque modes • Efficient queuing and buffering for low latency and high throughput • Compliant with the following specifications:

Contextual Info: PM PMC-Sierra, Inc. PM73487 QRT Preliminary 622 Mbit/S ATM Traffic Management Device FEATURES QUEUING ALGORITHMS Receive • Mai ntain s 64 wei gh ted, ban dwidth controlled SCs with per-VC queues. • Provides round-robin servicing of queues within each SC.

Contextual Info: EMPS-3201 mPCIe to dual SATA III Module Features SATA III 7pin MALE −mPCIe to dual SATA III ports. −Low power consumption. −Supports AHCI, Port-Multiplier. −Supports Native Command Queuing −30µ golden finger, 3 years warranty. −Industrial design, manufactured in innodisk Taiwan

JMB360

Abstract: usb to sata schematic esata usb diagram sata ii phy PCI Express to SATA II Host Controller jmicron PCI Express PCI to SATA Controller Serial ATA 1.0A sAta to ide
Contextual Info: JMB360 JMB360 PCI Express to SATA II Host Controller Overview JMB360 is a single chip, one-lane PCI Express to one-port Serial ATA II Host Controller. The JMB360 is designed to provide one-port SATA II connectivity. The JMB360 supports both AHCI and Legacy IDE controller to increase system feasibility, including Native Command Queuing NCQ , Hot

Contextual Info: KS8993 Micrel KS8993 3-Port 10/100 Integrated Switch with PHY and Frame Buffer Rev. 2.06 The KS8993 has rich features such as VLAN and priority queuing and is designed to reside in an unmanaged design not requiring processor intervention. This is achieved through

block diagram of sata HDD drive

Abstract: sata CIRCUIT diagram PM8305 sata ii phy sata phy PM8388 3G system diagram 6 pin sata SAS expander sata
Contextual Info: PM8305 SPS 3G SATA/SAS Active/Active Mux with Native Command Queuing Released Product Brief PRODUCT OVERVIEW SYSTEM LEVEL FEATURES • SATA/SAS active/active mux with NCQ. • System level HDD power control when working with a SAS expander. • Low latency switching between two simultaneously active host ports

PM8307

Abstract: block diagram of sata HDD drive sata CIRCUIT diagram PM8388 SATA HDD DIAGRAM sata phy receiver CONTROLLER rx-2 2.5 hdd sata hdd sata pin diagram
Contextual Info: PM8307 SPS 3GT SATA/SAS Active/Active MUX with Native Command Queuing Released Product Brief PRODUCT OVERVIEW HIGH SPEED I/O • SATA/SAS active/active mux with NCQ. • 1.5 Gbit/s and 3.0 Gbit/s SAS/SATA compliant operation. • Low latency switching between two simultaneously active host

Contextual Info: PM8307 SPS 3GT SATA/SAS Active/Active MUX with Native Command Queuing Preliminary Product Brief PRODUCT OVERVIEW HIGH SPEED I/O • SATA/SAS active/active mux with NCQ. • 1.5 Gbit/s and 3.0 Gbit/s SAS/SATA compliant operation. • Low latency switching between two simultaneously active host

VSC881

Abstract: MPLS
Contextual Info: TeraStream Chip Set VSC871 & VSC881 OC-192 Intelligent Switch Fabric Switch Fabric Family Highlights: • Highly-Integrated, Two-Chip Set for Reduced Implementation Cost − Integrated Queuing and − Scheduling Integrated SerDes • Single-Stage Aggregate User

PCIe Bridge tundra

Abstract: Tundra TSI384
Contextual Info: Tsi384 PCI Express to PCI/X Bridge Features General • PCI Express to PCI/PCI-X Forward bridge • Transparent, Non-transparent, and Opaque modes • Low latency – Superior queuing and buffering architecture maximize throughput and minimize latency • Compliant with the following

Contextual Info: VSC2400-30 Data Sheet APPLICATIONS AND FEATURES • Overall – Highly integrated cell or packet management engine – OC-48 throughput • Traffic and Congestion Management – Policer with per-session dual leaky-bucket parameters – Per-session output queuing for up to 256K sessions

Contextual Info: BCM1101 PRODUCT Brief BCM1101 ENTERPRISE IP PHONE CHIP B C M 1 1 0 1 F E AT U R E S • The BCM1101 is the most highly integrated silicon solution for Voice over IP enterprise phone and Ethernet residential gateway applications. S U M M A R Y • 802.1p priority queuing ensures QoS for voice packets and

Contextual Info: Product Brief May 2001 π-X/π π-C Protocol Independent ATM/IP Switch Elements Introduction • The first-stage switch core supports output queuing for up to forty-eight 1 Gbits/s fabric ports (OC-12 [ANSI 1 T1.105]) in ATM mode, thirty-two 4 Gbits/s fabric ports (OC-48 [ANSI T1.105]) in

ltsx

Contextual Info: PM7326 S/UNI-APEX PMC-Sierra,Inc. ATM/PACKET Traffic Manager and Switch FEATURES • Traffic queuing algorithm is highly configurable on a per connection, per class, and per port basis. • Configurable scheduling of 4 classes of service on every port, with rate

VC 5022

Abstract: 1N30S4 CD3024 Am29500 H32 305 5V L RSN 312 H 24 2910A AM29520A PD3024 am29325
Contextual Info: A m 29520A /A m 29521A Multilevel Pipeline Registers DISTINCTIVE CHARACTERISTICS • • • Four 8 -bit w ide registers Provides tem porary storage to r d a ta /in stru ctio n d e la y/ queuing Single 4 level or dual 2 level structure • • • • H igh-speed IM O X ECL internal technology, TT L com ­

BCM88130

Abstract: 88130-PB00-R StrataXGS Fabric BCM88020
Contextual Info: BCM88130 Brief HIGH-PERFORMANCE PACKET SWITCH FABRIC SUMMARY OF BENEFITS FEATURES • Scales linearly to over 10 Tbps • Proven fabric architecture for a range of modular platforms • Non-blocking architecture • Interoperable with current QE2000 and future Queuing

Contextual Info: RocketRAID 2642 4 Channel PCI-Epress x4 SAS RAID Controller Host Adapter Architecture • PCI-Express x4 • 2 Internal SATA Connectors & 2 external SATA Connectors • Support up to 4 SAS/SATA Drives • NCQ Native Command Queuing • Low Profile • RoHS compliant

LTSX

Abstract: CRC10 CRC32 PM7326
Contextual Info: PM7326 S/UNI-APEX PMC-Sierra,Inc. ATM/PACKET Traffic Manager and Switch FEATURES • Traffic queuing algorithm is highly configurable on a per connection, per class, and per port basis. • Configurable scheduling of 4 classes of service on every port, with rate

Contextual Info: Traffic Manager Co-processor Data Sheet Description The 89TTM553 is a flow-based traffic management co-processor that can be used in conjunction with the 89TTM552. It has two major functional parts: the queue manager QM and the FLQ scheduler. The QM is responsible for all the non-bandwidth functions, which include managing up to 1 Million queuing structures,

RLDRAM

Contextual Info: RLDRAM II Controller Core Product Highlights Block Diagram • High memory throughput achieved via command queuing • Multi-Port Front-End supports high efficiency command reordering and multi-port interface • ECC, RMW, and Multi-Burst add-on modules available

ZTM200

Abstract: 89TTM553
Contextual Info: Traffic Manager Co-processor Data Sheet Description The 89TTM553 is a flow-based traffic management co-processor that can be used in conjunction with the 89TTM552. It has two major functional parts: the queue manager QM and the FLQ scheduler. The QM is responsible for all the non-bandwidth functions, which include managing up to 1 Million queuing structures,

AT78C5051

Contextual Info: Features • 64-bit, 133 MHz PCI-X Bus • Automatic-DMA Engine – ATA/ATAPI Host Adapters Standard Compliant – Native Command Queuing Model – Continuous DMA – Non-queued and Queued Mode – 32 Native Queued Commands – 2 ATA Channels, Total 4 ATA/ATAPI Devices