Q16B Search Results

Q16B Price and Stock

Filter by Manufacturer


BYTe Semiconductor BY25Q16BSMIG(R) 16 MBIT, 3.0V (2.7V TO 3.6V), -4
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	BY25Q16BSMIG(R)	Digi-Reel	29,995		1	1 $0.35 10 $0.313 100 $0.2783 1000 $0.24715 10000 $0.24715	Buy Now
	BY25Q16BSMIG(R)	Reel	27,000		3,000	1 - 10 - 100 - 1000 - 10000 $0.18169	Buy Now
BYTe Semiconductor BY25Q16BLMIG(R) 16 MBIT, 1.8V (1.65V TO 2.0V), -
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	BY25Q16BLMIG(R)	Cut Tape	29,992		1	1 $0.88 10 $0.544 100 $0.3537 1000 $0.24833 10000 $0.24833	Buy Now
	BY25Q16BLMIG(R)	Digi-Reel	29,992		1	1 $0.88 10 $0.544 100 $0.3537 1000 $0.24833 10000 $0.24833	Buy Now
	BY25Q16BLMIG(R)	Reel	27,000		3,000	1 - 10 - 100 - 1000 - 10000 $0.21651	Buy Now
BYTe Semiconductor BY25Q16BSTIG(T) IC FLASH 16MBIT SPI/QUAD 8SOP
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	BY25Q16BSTIG(T)	Tube	9,946		1	1 $0.88 10 $0.546 100 $0.3553 1000 $0.24952 10000 $0.20561	Buy Now
BYTe Semiconductor BY25Q16BSSIG(T) IC FLASH 16MBIT SPI/QUAD 8SOP
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	BY25Q16BSSIG(T)	Tube	9,500		1	1 $0.92 10 $0.571 100 $0.92 1000 $0.28367 10000 $0.21667	Buy Now
BYTe Semiconductor BY25Q16BSSIG(R) 16 MBIT, 3.0V (2.7V TO 3.6V), -4
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	BY25Q16BSSIG(R)	Digi-Reel	3,995		1	1 $0.92 10 $0.571 100 $0.3727 1000 $0.26253 10000 $0.26253	Buy Now
	BY25Q16BSSIG(R)	Cut Tape	3,995		1	1 $0.92 10 $0.571 100 $0.3727 1000 $0.26253 10000 $0.26253	Buy Now
	BY25Q16BSSIG(R)	Reel	2,000		2,000	1 - 10 - 100 - 1000 - 10000 $0.20243	Buy Now

Find more Q16B price and stock on Findchips.com

Q16B Datasheets Context Search

Catalog Datasheet	MFG & Type	PDF	Document Tags
MC14517 Abstract: 14517B Q32B Q32A Text: MC14517B Dual 64-Bit Static Shift Register The MC14517B dual 64−bit static shift register consists of two identical, independent, 64−bit registers. Each register has separate clock and write enable inputs, as well as outputs at bits 16, 32, 48, and 64. Data	Original	PDF	MC14517B 64-Bit 16-bit, 32-bit, 48-bit MC14517B/D MC14517 14517B Q32B Q32A
jfet j102 Abstract: SLUA372 tda 0470 bq78PL118EVM SLUA524 SLUU481 smd zener diode code z4 USB-TO-GPIO cell balance board users guide Advanced Gas Gauge Host Firmware Guide Text: User's Guide SLUU474 – January 2011 bq78PL116EVM Evaluation Module The bq78PL116EVM Evaluation Module can assist users in evaluating the bq78PL116 PowerLAN Master Gateway Controller. Included in this document are discussions of the board and its operation, the	Original	PDF	SLUU474 bq78PL116EVM bq78PL116 jfet j102 SLUA372 tda 0470 bq78PL118EVM SLUA524 SLUU481 smd zener diode code z4 USB-TO-GPIO cell balance board users guide Advanced Gas Gauge Host Firmware Guide
SFH-1212A Abstract: SFH-1212 diode c72 SFH 30A smd schottky diode s4 SOD-123 pwm e-bike laptop LCD SCHEMATIC Text: bq78PL116 SLUSAB8B – OCTOBER 2010 – REVISED FEBRUARY 2011 www.ti.com PowerLAN Master Gateway Battery Management Controller With PowerPump™ Cell Balancing Technology Check for Samples: bq78PL116 FEATURES 1 • 23 • • • • • • • • •	Original	PDF	bq78PL116 16-Series-Cell bq76PL102 SFH-1212A SFH-1212 diode c72 SFH 30A smd schottky diode s4 SOD-123 pwm e-bike laptop LCD SCHEMATIC
DDR2-667 Abstract: SSTUA32864 SSTUA32866 SSTUA32S865 TFBGA160 Text: SSTUA32S865 1.8 V 28-bit 1 : 2 registered buffer with parity for DDR2-667 RDIMM applications Rev. 02 — 16 March 2007 Product data sheet 1. General description The SSTUA32S865 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank by four 2R x 4 and similar high-density Double Data Rate 2 (DDR2) memory	Original	PDF	SSTUA32S865 28-bit DDR2-667 SSTUA32S865 14-bit DDR2-667 SSTUA32864 SSTUA32866 TFBGA160
SSTUA32864 Abstract: SSTUA32866 Text: SSTUG32868 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-1G RDIMM applications Rev. 01 — 23 April 2007 Product data sheet 1. General description The SSTUG32868 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank	Original	PDF	SSTUG32868 28-bit SSTUG32868 14-bit SSTUA32864 SSTUA32866
DDR2-800 Abstract: SSTUA32864 SSTUA32866 E6G3 Text: SSTUM32868 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications Rev. 02 — 2 March 2007 Product data sheet 1. General description The SSTUM32868 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank	Original	PDF	SSTUM32868 28-bit DDR2-800 SSTUM32868 14-bit SSTUA32864 SSTUA32866 E6G3
Untitled Abstract: No abstract text available Text: 74SSTUB32868A www.ti.com SCAS846B – JULY 2007 – REVISED NOVEMBER 2007 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • 1-to-2 Outputs Support Stacked DDR2 DIMMs	Original	PDF	74SSTUB32868A SCAS846B 28-BIT 56-BIT
Untitled Abstract: No abstract text available Text: 74SSTUB32868 www.ti.com . SCAS835C – JUNE 2007 – REVISED MARCH 2009 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST	Original	PDF	74SSTUB32868 SCAS835C 28-BIT 56-BIT
J2 Q24A B Abstract: ICS98ULPA877A ICSSSTUAF32868A IDTCSPUA877A Q17A-Q20A Text: DATASHEET 28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 Description ICSSSTUAF32868A QERR pin active low . The convention is even parity, i.e., valid parity is defined as an even number of ones across the DIMM-independent data inputs combined with the parity	Original	PDF	28-BIT ICSSSTUAF32868A before284 199707558G J2 Q24A B ICS98ULPA877A ICSSSTUAF32868A IDTCSPUA877A Q17A-Q20A
HD74SSTV32852 Abstract: HD74SSTV32852LBEL Q13A Text: To all our customers Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp. The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog	Original	PDF	D-85622 D-85619 HD74SSTV32852 HD74SSTV32852LBEL Q13A
7103 Abstract: ICS98ULPA877A IDT74SSTUBH32865A IDTCSPUA877A Q19A Text: DATASHEET IDT74SSTUBH32865A 28-BIT 1:2 REGISTERED BUFFER FOR DDR2 Description The IDT74SSTUBH32865A includes a parity checking function. The IDT74SSTUBH32865A accepts a parity bit from the memory controller at its input pin PARIN, compares it with the data received on the D-inputs and	Original	PDF	IDT74SSTUBH32865A 28-BIT IDT74SSTUBH32865A CLK284 199707558G 7103 ICS98ULPA877A IDTCSPUA877A Q19A
stm 601 stepper motor Abstract: stm 603 stepper motor NSF 3.15A smd transistor code rc4 t04 85 BV32 smk 630 140 Text: FUJITSU SEMICONDUCTOR CONTROLLER MANUAL CM71-10104-5E FR50 32-BIT MICROCONTROLLER MB91360 Series HARDWARE MANUAL FR50 32-BIT MICROCONTROLLER MB91360 Series HARDWARE MANUAL FUJITSU LIMITED PREFACE • Objectives and Intended Readership The MB91360 was developed as a product in the FR50 series of 32-bit, single-chip	Original	PDF	CM71-10104-5E 32-BIT MB91360 32-bit, stm 601 stepper motor stm 603 stepper motor NSF 3.15A smd transistor code rc4 t04 85 BV32 smk 630 140
SN74SSTV32852-EP Abstract: No abstract text available Text: SN74SSTV32852-EP 24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS w w w .t i.c om SCES700 – OCTOBER 2007 FEATURES 1 • Controlled Baseline – One Assembly/Test Site, One Fabrication Site • Extended Temperature Performance of –40°C	Original	PDF	SN74SSTV32852-EP 24-BIT 48-BIT SCES700 SN74SSTV32852-EP
ICS98ULPA877A Abstract: IDT74SSTUBF32868A IDTCSPUA877A Q22B Text: DATASHEET 28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 Description occurred on the open-drain QERR pin active low . The convention is even parity, i.e., valid parity is defined as an even number of ones across the DIMM-independent data inputs combined with the parity input bit. To calculate parity,	Original	PDF	28-BIT cyc284 199707558G ICS98ULPA877A IDT74SSTUBF32868A IDTCSPUA877A Q22B

verilog code motor Abstract: PWS23 pj 81 diode ID29 stepper Text: FUJITSU SEMICONDUCTOR CONTROLLER MANUAL CM71-10104-6E FR50 32-BIT MICROCONTROLLER MB91360 Series HARDWARE MANUAL for MB91FV360GA/F362GA/F369GA FR50 32-BIT MICROCONTROLLER MB91360 Series HARDWARE MANUAL for MB91FV360GA/F362GA/F369GA FUJITSU LIMITED PREFACE	Original	PDF	CM71-10104-6E 32-BIT MB91360 MB91FV360GA/F362GA/F369GA 32-bit, verilog code motor PWS23 pj 81 diode ID29 stepper
Untitled Abstract: No abstract text available Text: 74SSTUB32868A www.ti.com. SCAS846C – JULY 2007 – REVISED MARCH 2009 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST	Original	PDF	74SSTUB32868A SCAS846C 28-BIT 56-BIT
74SSTUB32865 Abstract: 74SSTUB32865ZJBR Q19A Text: 74SSTUB32865 www.ti.com SLAS537 – NOVEMBER 2007 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 RDIMM PCB Layout • 1-to-2 Outputs Supports Stacked DDR2	Original	PDF	74SSTUB32865 SLAS537 28-BIT 56-BIT 74SSTUB32865 74SSTUB32865ZJBR Q19A
14517B Abstract: MC14517B MC14517BCP MC14517BDW MC14517BDWR2 Text: MC14517B Dual 64-Bit Static Shift Register The MC14517B dual 64–bit static shift register consists of two identical, independent, 64–bit registers. Each register has separate clock and write enable inputs, as well as outputs at bits 16, 32, 48, and 64. Data	Original	PDF	MC14517B 64-Bit MC14517B r14525 MC14517B/D 14517B MC14517BCP MC14517BDW MC14517BDWR2
SLG8SP553V Abstract: KB926 LA4101P SP8K10 LM 4863 D FBMA-L11-201209-221LMA30T 4101p ich9 JMB385 compal notebook schematics Text: A B C D E 1 1 Compal confidential 2 2 Schematics Document Mobile Penryn uFCPGA with Intel Cantiga_GM+ICH9-M core logic 3 3 2008-01-01 4 4 Compal Secret Data Security Classification 2007/08/28 Issued Date 2006/03/10 Deciphered Date THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL	Original	PDF	4101P SLG8SP553V KB926 LA4101P SP8K10 LM 4863 D FBMA-L11-201209-221LMA30T 4101p ich9 JMB385 compal notebook schematics
74SSTUB32868A Abstract: 74SSTUB32868AZRHR Q13A D1-D28 Text: 74SSTUB32868A www.ti.com. SCAS846C – JULY 2007 – REVISED MARCH 2009 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST	Original	PDF	74SSTUB32868A SCAS846C 28-BIT 56-BIT 74SSTUB32868A 74SSTUB32868AZRHR Q13A D1-D28
SFH-1212 Abstract: smd schottky diode s4 SOD-123 pwm e-bike P13S Text: bq78PL116 www.ti.com SLUSAB8A – OCTOBER 2010 – REVISED OCTOBER 2010 PowerLAN Master Gateway Battery Management Controller With PowerPump™ Cell Balancing Technology Check for Samples: bq78PL116 FEATURES 1 • 23 • • • • • • • • •	Original	PDF	bq78PL116 16-Series-Cell bq76PL102 SFH-1212 smd schottky diode s4 SOD-123 pwm e-bike P13S
Untitled Abstract: No abstract text available Text: 74SSTUB32868A www.ti.com. SCAS846C – JULY 2007 – REVISED MARCH 2009 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST	Original	PDF	74SSTUB32868A SCAS846C 28-BIT 56-BIT
PI74SSTVF32852A Abstract: Q13A PC2700 PC3200 PI74 Text: PI74SSTVF32852A	Original	PDF	PI74SSTVF32852A 24-Bit 48-Bit SSTVF32852A PC1600 PC2700; PC3200 114-Ball PI74SSTVF32852A produc543210987654321 Q13A PC2700 PC3200 PI74
Untitled Abstract: No abstract text available Text: ICSSSTV32852 Integrated Circuit Systems, Inc. Preliminary Product Preview DDR 24-Bit to 48-Bit Registered Buffer Recommended Application: • DDR Memory Modules • Provides complete DDR DIMM logic solution with ICS93V857 or ICS95V857 • SSTL_2 compatible data registersProduct	Original	PDF	ICSSSTV32852 24-Bit 48-Bit ICS93V857 ICS95V857 114-Pin -310mV 0513C--06/07/02 ICSSSTV32852y

Q16B Search Results

Q16B Price and Stock

BYTe Semiconductor BY25Q16BSMIG(R)

BYTe Semiconductor BY25Q16BLMIG(R)

BYTe Semiconductor BY25Q16BSTIG(T)

BYTe Semiconductor BY25Q16BSSIG(T)

BYTe Semiconductor BY25Q16BSSIG(R)

Q16B Datasheets Context Search

MC14517

jfet j102

SFH-1212A

DDR2-667

SSTUA32864

DDR2-800

Untitled

Untitled

J2 Q24A B

HD74SSTV32852

7103

stm 601 stepper motor

SN74SSTV32852-EP

ICS98ULPA877A

verilog code motor

Untitled

74SSTUB32865

14517B

SLG8SP553V

74SSTUB32868A

SFH-1212

Untitled

PI74SSTVF32852A

Untitled