TCXO A31 10MHZ
Abstract: MT48LC4M32B2TG-6 L1V16 Datum OCXO
Text: PRELIMINARY PRODUCT BRIEF: SUBJECT TO CHANGE Rev: 091407 DS34S108, DS34S104, DS34S102, DS34S101 Description Abridged General Description Features The IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC draft-compliant DS34S108 allows up to eight T1/E1 links or frame-based serial HDLC links to be
|
Original
|
DS34S108,
DS34S104,
DS34S102,
DS34S101
DS34S108
823/G
board25
DS34S108
TCXO A31 10MHZ
MT48LC4M32B2TG-6
L1V16
Datum OCXO
|
PDF
|
RESREF
Abstract: DS34T108 MDIO MDC
Text: ABRIDGED DATA SHEET Rev: 121407 DS34T101/DS34T102/DS34T104/DS34T108 Single/Dual/Quad/Octal TDM-Over-Packet Chip General Description The IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC draft-compliant DS34T108 allows up to eight T1/E1 links or frame-based serial HDLC links to be
|
Original
|
DS34T101/DS34T102/DS34T104/DS34T108
DS34T108
823/G
DS34S108,
DS34S104,
DS34S102,
DS34S101.
RESREF
MDIO MDC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Rev: 032609 DS34S101, DS34S102, DS34S104, DS34S108 Single/Dual/Quad/Octal TDM-over-Packet Chip General Description These IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC compliant devices allow up to eight E1, T1 or serial streams or one high-speed E3, T3, STS-1 or serial
|
Original
|
DS34S101,
DS34S102,
DS34S104,
DS34S108
DS34S101
DS34S102
|
PDF
|
e1 E2 e3 liu transceiver
Abstract: No abstract text available
Text: PRELIMINARY-SUBJECT TO CHANGE ABRIDGED DATA SHEET Rev: 091407 DS34S101//DS34S102/DS34S104/DS34S108 Single/Dual/Quad/Octal TDM-Over-Packet Transport Devices General Description The IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC draft-compliant DS34S108 allows up to eight T1/E1
|
Original
|
DS34S108
823/G
DS34S101/DS34S102/DS34S104/DS34S108
e1 E2 e3 liu transceiver
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 19-4750; Rev 1; 7/11 DS34S132 32-Port TDM-over-Packet IC General Description The IETF PWE3 SAToP/CESoPSN/HDLC-compliant DS34S132 provides the interworking functions that are required for translating TDM data streams into and out of TDM-over-Packet TDMoP data streams
|
Original
|
DS34S132
32-Port
DS34S132
100/1000Mbps
64Kbps
048Mbps
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Rev: 032609 DS34S101, DS34S102, DS34S104, DS34S108 Single/Dual/Quad/Octal TDM-over-Packet Chip General Description These IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC compliant devices allow up to eight E1, T1 or serial streams or one high-speed E3, T3, STS-1 or serial
|
Original
|
DS34S101,
DS34S102,
DS34S104,
DS34S108
823/G
DS34S10x
DS34S101
DS34S102
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ABRIDGED DATA SHEET Rev: 072707 DS34T101/DS34T102/DS34T104/DS34T108 Single/Dual/Quad/Octal TDM-Over-Packet Chip General Description The IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC draft-compliant DS34T108 allows up to eight T1/E1 links or frame-based serial HDLC links to be
|
Original
|
DS34T101/DS34T102/DS34T104/DS34T108
DS34T108
823/G
|
PDF
|
cd 4553
Abstract: ic cd 4553 cmos 4553 ATM machine working circuit diagram GPON block diagram ic 4553 master 5087 mii to hdlc DS34S101 DS34S102
Text: ABRIDGED DATA SHEET Rev: 101708 DS34S101, DS34S102, DS34S104, DS34S108 Single/Dual/Quad/Octal TDM-over-Packet Chip General Description These IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC compliant devices allow up to eight E1, T1 or serial streams or one high-speed E3, T3, STS-1 or serial
|
Original
|
DS34S101,
DS34S102,
DS34S104,
DS34S108
cd 4553
ic cd 4553
cmos 4553
ATM machine working circuit diagram
GPON block diagram
ic 4553
master 5087
mii to hdlc
DS34S101
DS34S102
|
PDF
|
ic cd 4553
Abstract: cd 4553 Y1453 cts ocxo 10MHz TEBGA-484 RFC-5087 DS34S101 ic 4553 DS34S104GN DS34S108GN
Text: ABRIDGED DATA SHEET Rev: 032609 DS34S101, DS34S102, DS34S104, DS34S108 Single/Dual/Quad/Octal TDM-over-Packet Chip General Description These IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC compliant devices allow up to eight E1, T1 or serial streams or one high-speed E3, T3, STS-1 or serial
|
Original
|
DS34S101,
DS34S102,
DS34S104,
DS34S108
DS34S101
DS34S102
ic cd 4553
cd 4553
Y1453
cts ocxo 10MHz
TEBGA-484
RFC-5087
ic 4553
DS34S104GN
DS34S108GN
|
PDF
|
RFC5086
Abstract: EPON based VOIP pwe3 rtp DS34S132 DS34T101 tdmoip SMti Ram Ethernet to HDLC
Text: ABRIDGED DATA SHEET 19-4750; Rev 1; 8/11 DS34S132 32-Port TDM-over-Packet IC General Description The IETF PWE3 SAToP/CESoPSN/HDLC-compliant DS34S132 provides the interworking functions that are required for translating TDM data streams into and out of TDM-over-Packet TDMoP data streams
|
Original
|
DS34S132
32-Port
DS34S132
100/1000Mbps
64Kbps
048Mbps
RFC5086
EPON based VOIP
pwe3 rtp
DS34T101
tdmoip
SMti Ram
Ethernet to HDLC
|
PDF
|
tdmoip
Abstract: T1 231.02
Text: ABRIDGED DATA SHEET Rev: 071808 DS34T101, DS34T102, DS34T104, DS34T108 Single/Dual/Quad/Octal TDM-over-Packet Chip General Description These IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC compliant devices allow up to eight E1, T1 or serial streams or one high-speed E3, T3 or STS-1 stream
|
Original
|
DS34T101,
DS34T102,
DS34T104,
DS34T108
823/G
DS34T104
tdmoip
T1 231.02
|
PDF
|
diode CH9d
Abstract: CH7C diode CH8C diode diode ch6b rg703 Diode TS21C diode code eb13 RFC-5087 10407C 2125S
Text: 19-4835; 8/09 DS34T101, DS34T102, DS34T104, DS34T108 Single/Dual/Quad/Octal TDM-over-Packet Chip General Description These IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC compliant devices allow up to eight E1, T1 or serial streams or one high-speed E3, T3, STS-1 or serial
|
Original
|
DS34T101,
DS34T102,
DS34T104,
DS34T108
823/G
DS34T108.
DS34T104.
diode CH9d
CH7C diode
CH8C diode
diode ch6b
rg703 Diode
TS21C
diode code eb13
RFC-5087
10407C
2125S
|
PDF
|
TS21C
Abstract: No abstract text available
Text: 19-4835; 8/09 DS34T101, DS34T102, DS34T104, DS34T108 Single/Dual/Quad/Octal TDM-over-Packet Chip General Description These IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC compliant devices allow up to eight E1, T1 or serial streams or one high-speed E3, T3, STS-1 or serial
|
Original
|
DS34T101,
DS34T102,
DS34T104,
DS34T108
823/G
DS34T108.
DS34T104.
TS21C
|
PDF
|
HSBGA
Abstract: DS34T101 DS34T101GN DS34T102GN DS34T104 DS34T104GN DS34T108GN TR54016 GR-303 GPON MAC block diagram
Text: ABRIDGED DATA SHEET Rev: 032609 DS34T101, DS34T102, DS34T104, DS34T108 Single/Dual/Quad/Octal TDM-over-Packet Chip General Description These IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC compliant devices allow up to eight E1, T1 or serial streams or one high-speed E3, T3, STS-1 or serial
|
Original
|
DS34T101,
DS34T102,
DS34T104,
DS34T108
DS34T101
HSBGA
DS34T101GN
DS34T102GN
DS34T104
DS34T104GN
DS34T108GN
TR54016
GR-303
GPON MAC block diagram
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: 19-4750; Rev 1; 7/11 DS34S132 32-Port TDM-over-Packet IC General Description The IETF PWE3 SAToP/CESoPSN/HDLC-compliant DS34S132 provides the interworking functions that are required for translating TDM data streams into and out of TDM-over-Packet TDMoP data streams
|
Original
|
DS34S132
32-Port
DS34S132
100/1000Mbps
64Kbps
048Mbps
|
PDF
|
DS34T101
Abstract: D2048 DS34S101 DS34S102 DS34T104 DS34T101GN DS34T102GN DS34T104GN DS34T108GN RFC4553
Text: ABRIDGED DATA SHEET Rev: 042608 DS34T101/DS34T102/DS34T104/DS34T108 Single/Dual/Quad/Octal TDM-Over-Packet Chip General Description The IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC draft-compliant DS34T108 allows up to eight T1/E1 links or frame-based serial HDLC links to be
|
Original
|
DS34T101/DS34T102/DS34T104/DS34T108
DS34T108
823/G
preS108,
DS34S104,
DS34S102,
DS34S101.
DS34T102,
DS34T104
DS34T101
D2048
DS34S101
DS34S102
DS34T101GN
DS34T102GN
DS34T104GN
DS34T108GN
RFC4553
|
PDF
|
CI 4553
Abstract: cd 4553 how HDB3 carries digital information over a standard DS34T101 DS34T101GN DS34T102GN DS34T104 DS34T104GN DS34T108GN TR54016
Text: ABRIDGED DATA SHEET 19-4835; Rev 6; 8/09 DS34T101/DS34T102/DS34T104/DS34T108 Single/Dual/Quad/Octal TDM-over-Packet Chip General Description These IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC compliant devices allow up to eight E1, T1 or serial streams or one high-speed E3, T3, STS-1 or serial
|
Original
|
DS34T101/DS34T102/DS34T104/DS34T108
DS34T101
CI 4553
cd 4553
how HDB3 carries digital information over a standard
DS34T101GN
DS34T102GN
DS34T104
DS34T104GN
DS34T108GN
TR54016
|
PDF
|
DS34S101
Abstract: DS34S102 DS34S104GN DS34S108GN ic cd 4553
Text: ABRIDGED DATA SHEET Rev: 032609 DS34S101, DS34S102, DS34S104, DS34S108 Single/Dual/Quad/Octal TDM-over-Packet Chip General Description These IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC compliant devices allow up to eight E1, T1 or serial streams or one high-speed E3, T3, STS-1 or serial
|
Original
|
DS34S101,
DS34S102,
DS34S104,
DS34S108
DS34S101
DS34S102
DS34S104GN
DS34S108GN
ic cd 4553
|
PDF
|
CI 4553
Abstract: cd 4553 HSBGA DS34T108GN mfa-4 DS34T101 DS34T101GN DS34T102GN DS34T104 DS34T104GN
Text: ABRIDGED DATA SHEET Rev: 101708 DS34T101, DS34T102, DS34T104, DS34T108 Single/Dual/Quad/Octal TDM-over-Packet Chip General Description These IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC compliant devices allow up to eight E1, T1 or serial streams or one high-speed E3, T3, STS-1 or serial
|
Original
|
DS34T101,
DS34T102,
DS34T104,
DS34T108
DS34T104
CI 4553
cd 4553
HSBGA
DS34T108GN
mfa-4
DS34T101
DS34T101GN
DS34T102GN
DS34T104GN
|
PDF
|
DS34S132
Abstract: EPON ONU mii to hdlc MPLS over optical packet switching structure of GMII packet with VLAN Tag DS34T101 EPON based VOIP TDAT31 MAC layer sequence number
Text: ABRIDGED DATA SHEET 19-4750; Rev 0; 7/09 DS34S132 32-Port TDM-over-Packet IC General Description The IETF PWE3 SAToP/CESoPSN/HDLC-compliant DS34S132 provides the interworking functions that are required for translating TDM data streams into and out of TDM-over-Packet TDMoP data streams
|
Original
|
DS34S132
32-Port
DS34S132
100/1000Mbps
64Kbps
048Mbps
EPON ONU
mii to hdlc
MPLS over optical packet switching
structure of GMII packet with VLAN Tag
DS34T101
EPON based VOIP
TDAT31
MAC layer sequence number
|
PDF
|
pwe3 rtp
Abstract: MAC layer sequence number pwe3 ZLAN-116
Text: ZLAN-116 Applications of the CESoP Processors Packet Protocol Headers Application Note Contents November 2004 1.0 Protocol Support 2.0 Packet Payload 2.1 Packet Payload Padding 3.0 Packet Header 3.1 Protocol Engine Block 3.2 Packet Transmit Block 3.3 MAC Block
|
Original
|
ZLAN-116
ZL5011x
pwe3 rtp
MAC layer sequence number
pwe3
|
PDF
|
ZL50111
Abstract: RFC4553 GPON block diagram MT9072 ZL50110 ZL50112 ZL50114
Text: CESoP PROCESSORS ZL50110/1/2/4 PRODUCT PREVIEW The ZL50110/1/2/4 are Zarlink’s second generation of TDM-to-Packet processors. Designed specifically for T1/E1 voice and data services emulation over packet switched networks, they optimize performance and cost efficiency of metro Ethernet applications.
|
Original
|
ZL50110/1/2/4
ZL50110/1/2/4
ZL50111
ZL50111
7ZS309
RFC4553
GPON block diagram
MT9072
ZL50110
ZL50112
ZL50114
|
PDF
|
EPON ONU
Abstract: ZL50111 ZL50118 ZL50119 ZL50120 pwe3 PP589
Text: CESoP PROCESSORS ZL50118/19/20 PRODUCT PREVIEW The ZL50120 family of low-density Circuit Emulation Services-over-Packet processors offers a powerful and flexible approach to carrying TDM voice and data traffic, with associated timing and signaling, across Ethernet, IP, and
|
Original
|
ZL50118/19/20
ZL50120
ZL50111
PP5890
EPON ONU
ZL50118
ZL50119
pwe3
PP589
|
PDF
|
ST-BUS
Abstract: ZL50115 ZL50116 ZL50117
Text: CESoP PROCESSORS ZL50115/6/7 PRODUCT PREVIEW The ZL50117 family of low-density CES-over-Packet processors is a powerful and flexible method for carrying TDM voice and data traffic, with associated timing and signaling, across Ethernet, IP, and MPLS networks.
|
Original
|
ZL50115/6/7
ZL50117
PP5902
ST-BUS
ZL50115
ZL50116
|
PDF
|