pt45
Abstract: No abstract text available
Text: LatticeSC Family Data Sheet DS1004 Version 01.2, June 2006 LatticeSC Family Data Sheet Introduction June 2006 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os • 700MHz global clock; 1GHz edge clocks
|
Original
|
PDF
|
DS1004
DS1004
700MHz
600Mbps
125Gbps)
110mW
VCC12.
LFSC25
900-Ball
pt45
|
Untitled
Abstract: No abstract text available
Text: LatticeECP/EC Family Handbook HB1000 Version 03.7, September 2012 LatticeECP/EC Family Handbook Table of Contents September 2012 Section I. LatticeECP/EC Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1000
TN1008
TN1010
TN1018
TN1071
TN1074
TN1078
|
Untitled
Abstract: No abstract text available
Text: LatticeSC/M Family Data Sheet DS1004 Version 02.1, June 2008 LatticeSC/M Family Data Sheet Introduction January 2008 Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 139 to 942 I/Os • 700MHz global clock; 1GHz edge clocks
|
Original
|
PDF
|
DS1004
DS1004
700MHz
600Mbps
125Gbps)
105mW
|
Lattice Semiconductor Package Diagrams 256-Ball fpBGA
Abstract: 16-bit adder
Text: LatticeECP2/M Family Data Sheet DS1007 Version 02.1, September 2006 LatticeECP2/M Family Data Sheet Introduction September 2006 Advance Data Sheet DS1007 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic
|
Original
|
PDF
|
DS1007
DS1007
200MHz)
ECP2-12.
Lattice Semiconductor Package Diagrams 256-Ball fpBGA
16-bit adder
|
prbs pattern generator using vhdl
Abstract: BUT16
Text: LatticeECP2/M Family Handbook HB1003 Version 04.9, April 2011 LatticeECP2/M Family Handbook Table of Contents April 2011 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1003
TN1113
TN1149
TN1102
TN1103
TN1105
TN1107
TN1108
TN1109
TN1124
prbs pattern generator using vhdl
BUT16
|
LFEC6E-3T144C
Abstract: PT15B EC656
Text: LatticeECP/EC Family Data Sheet Version 02.2, March 2006 LatticeECP/EC Family Data Sheet Introduction May 2005 Data Sheet Features − − − − − − • Extensive Density and Package Options • 1.5K to 32.8K LUT4s • 65 to 496 I/Os • Density migration supported
|
Original
|
PDF
|
36x36
18x18
DDR400
200MHz)
SSTL18
HSTL15
TN1052)
TN1057)
TN1053)
LFEC6E-3T144C
PT15B
EC656
|
lfe2
Abstract: PL25B
Text: LatticeECP2/M Family Data Sheet DS1006 Version 02.6, April 2007 LatticeECP2/M Family Data Sheet Introduction April 2007 Advance Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic
|
Original
|
PDF
|
DS1006
DS1006
200MHz)
266MHz)
256fpBGA
484-fpBGA
ECP2M35E.
266MHz.
1152-fpBGA
ECP2M70
lfe2
PL25B
|
Catalog Toshiba
Abstract: st smd diode marking code G11 laser diode head toshiba semiconductor general catalog
Text: LatticeECP/EC Family Handbook HB1000 Version 03.3, March 2010 LatticeECP/EC Family Handbook Table of Contents March 2010 Section I. LatticeECP/EC Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1000
TN1052
TN1074
Catalog Toshiba
st smd diode marking code G11
laser diode head
toshiba semiconductor general catalog
|
Untitled
Abstract: No abstract text available
Text: LatticeSC Family Data Sheet DS1004 Version 01.4b, February 2007 LatticeSC Family Data Sheet Introduction November 2006 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os
|
Original
|
PDF
|
DS1004
DS1004
700MHz
600Mbps
125Gbps)
105mW
SC115
|
Untitled
Abstract: No abstract text available
Text: LatticeECP2/M Family Handbook HB1003 Version 02.2, February 2007 LatticeECP2/M Family Handbook Table of Contents February 2007 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1003
TN1106
TN1103
TN1149.
|
lfe2m35e7fn484c
Abstract: No abstract text available
Text: LatticeECP2/M Family Data Sheet DS1006 Version 02.7, July 2007 LatticeECP2/M Family Data Sheet Introduction July 2007 Advance Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1006
DS1006
200MHz)
266MHz)
1152-fpBGA
ECP2M70
ECP2M100.
LatticeECP2M20
lfe2m35e7fn484c
|
Untitled
Abstract: No abstract text available
Text: LatticeSC/M Family Data Sheet DS1004 Version 01.6, August 2007 LatticeSC/M Family Data Sheet Introduction March 2007 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os
|
Original
|
PDF
|
DS1004
DS1004
700MHz
600Mbps
125Gbps)
105mW
|
PR66A
Abstract: PR63A PR28B PR43A pr64a PR67A pb37a PL34A PT100B pr19a
Text: LatticeECP2/M Pin Assignment Recommendations August 2009 Technical Note TN1159 Introduction The LatticeECP2 and LatticeECP2M™ device families are designed for high-speed FPGA system applications. As with any high-speed system design, care must be given to certain critical pins that are designed to supply the
|
Original
|
PDF
|
TN1159
pb82a
pt48a
pt52a
pt30a
pt48b
pr12b
pt99b
pr14b
pr14a
PR66A
PR63A
PR28B
PR43A
pr64a
PR67A
pb37a
PL34A
PT100B
pr19a
|
transistor a015 SMD
Abstract: IDT DATECODE MARKINGS A016 SMD smd diode marking A03 st smd diode marking code aa8 a012 SMD a013 SMD tqfp-208 fujitsu ten a015 SMD LFEC6E-5T144C
Text: LatticeECP/EC Family Handbook HB1000 Version 03.1, February 2008 LatticeECP/EC Family Handbook Table of Contents February 2008 Section I. LatticeECP/EC Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1000
TN1049
TN1052
transistor a015 SMD
IDT DATECODE MARKINGS
A016 SMD
smd diode marking A03
st smd diode marking code aa8
a012 SMD
a013 SMD
tqfp-208 fujitsu ten
a015 SMD
LFEC6E-5T144C
|
|
|
PT15B
Abstract: R8K10 DDR400 LFEC10 LFEC15 LFEC33 LFECP10 LFECP15 LFECP20 LFECP33
Text: LatticeECP/EC Family Data Sheet Version 02.2, March 2006 LatticeECP/EC Family Data Sheet Introduction May 2005 Data Sheet Features − − − − − − • Extensive Density and Package Options • 1.5K to 32.8K LUT4s • 65 to 496 I/Os • Density migration supported
|
Original
|
PDF
|
36x36
18x18
DDR400
200MHz)
TN1052)
TN1057)
TN1053)
PT15B
R8K10
DDR400
LFEC10
LFEC15
LFEC33
LFECP10
LFECP15
LFECP20
LFECP33
|
Untitled
Abstract: No abstract text available
Text: LatticeECP/EC Family Handbook HB1000 Version 03.8, November 2012 LatticeECP/EC Family Handbook Table of Contents November 2012 Section I. LatticeECP/EC Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1000
TN1018
TN1071
TN1074
TN1078
|
Untitled
Abstract: No abstract text available
Text: LatticeSC Family Data Sheet DS1004 Version 01.5, March 2007 LatticeSC Family Data Sheet Introduction March 2007 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os • 700MHz global clock; 1GHz edge clocks
|
Original
|
PDF
|
DS1004
DS1004
700MHz
600Mbps
125Gbps)
105mW
LFSC25
FF1020
LFSC80
|
LFEC6E-5T144C
Abstract: PB18A BDQS14 flip flop T Toggle pl25a 5qn208c PB20A LFEC6E-4FN256C PB11B PL18B
Text: LatticeECP/EC Family Data Sheet DS1000 Version 02.7, February 2008 LatticeECP/EC Family Data Sheet Introduction May 2005 Data Sheet Features − − − − − − • Extensive Density and Package Options • 1.5K to 32.8K LUT4s • 65 to 496 I/Os • Density migration supported
|
Original
|
PDF
|
DS1000
36x36
18x18
DDR400
LFEC6E-5T144C
PB18A
BDQS14
flip flop T Toggle
pl25a
5qn208c
PB20A
LFEC6E-4FN256C
PB11B
PL18B
|
PB68C
Abstract: LFSCM3GA40EP1
Text: LatticeSC Family Data Sheet DS1004 Version 01.4a, January 2007 LatticeSC Family Data Sheet Introduction November 2006 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os
|
Original
|
PDF
|
DS1004
DS1004
700MHz
600Mbps
125Gbps)
105mW
LVPECL33
SC115
PB68C
LFSCM3GA40EP1
|
Untitled
Abstract: No abstract text available
Text: LatticeECP/EC Family Handbook Version 02.7, January 2007 LatticeECP/EC Family Handbook Table of Contents January 2007 Section I. LatticeECP/EC Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
TN1051
TN1049
TN1052
TN1074
|
TBA 931
Abstract: No abstract text available
Text: LatticeECP2 Family Data Sheet DS1006 Version 01.1, August 2006 LatticeECP2 Family Data Sheet Introduction August 2006 Advance Data Sheet DS1006 Features • Dedicated gearing logic • Source synchronous standards support – SPI4.2, SFI4, XGMII – High Speed ADC/DAC devices
|
Original
|
PDF
|
DS1006
DS1006
18x18
36x36
200MHz)
33/25/1attice
ECP2-12.
TBA 931
|
QD004
Abstract: BUT16
Text: LatticeECP2/M Family Handbook HB1003 Version 03.5, February 2008 LatticeECP2/M Family Handbook Table of Contents February 2008 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1003
TN1124
TN1108
TN1113
TN1105
TN1104
QD004
BUT16
|
sgmii switch
Abstract: No abstract text available
Text: LatticeECP2/M Family Data Sheet DS1006 Version 03.5, November 2009 LatticeECP2/M Family Data Sheet Introduction June 2008 Data Sheet DS1006 Features Pre-Engineered Source Synchronous I/O • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1006
DS1006
200MHz)
266MHz)
LFE2M50,
LFE2M70
LFE2M100
LFE2M20E/SE
LFE2M35E/SE
sgmii switch
|
Untitled
Abstract: No abstract text available
Text: LatticeECP2/M Family Data Sheet DS1006 Version 03.0, February 2008 LatticeECP2/M Family Data Sheet Introduction August 2007 Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1006
DS1006
200MHz)
266MHz)
LVCMOS33D
1152-fpBGA
ECP2M70
ECP2M100.
|
