PROGRAMMABLE LOGIC DEVICES Search Results
PROGRAMMABLE LOGIC DEVICES Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
PAL16R8-5JC |
![]() |
PAL16R8 - Electrically Erasable PAL Device |
![]() |
![]() |
|
AMPAL20L10APC |
![]() |
PAL20L10 - OT PLD, 25ns, PAL-Type, TTL, PDIP24 |
![]() |
![]() |
|
EP610SC-15 |
![]() |
EP610 - Classic Family EPLD, Logic,300 Gates,16 Macrocells |
![]() |
![]() |
|
EP910ILC-15 |
![]() |
EP910 - Classic Family EPLD, Logic,450 Gates,24 Macrocells |
![]() |
![]() |
|
EP610DI-30 |
![]() |
EP610 - Classic Family EPLD, Logic,300 Gates,16 Macrocells |
![]() |
![]() |
PROGRAMMABLE LOGIC DEVICES Datasheets (3)
Part | ECAD Model | Manufacturer | Description | Curated | Datasheet Type | |
---|---|---|---|---|---|---|
Programmable Logic Device (SPLDs & CPLDs) - Product Overview | Atmel | PLD Design Software Overview | Original | |||
Programmable Logic Device (SPLDs & CPLDs) - Support Tools | Atmel | WinCUPL Users Manual | Original | |||
Programmable Logic Device (SPLDs & CPLDs) - Support Tools | Atmel | New Programmer Support Information | Original |
PROGRAMMABLE LOGIC DEVICES Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
ic D flip flop 7474
Abstract: IC 7474 truthtable philips for ic 7474 7474 D flip-flop circuit diagram PLHS502 7474 D flip-flop IC 7474 flipflop pin DIAGRAM OF IC 7474 INTERNAL DIAGRAM OF IC 7474 any boolean circuit using nand gates
|
Original |
PLHS501 4-to-16 5-to-32 16-to-4 32-to-5 16-to-1 27-to-1 ic D flip flop 7474 IC 7474 truthtable philips for ic 7474 7474 D flip-flop circuit diagram PLHS502 7474 D flip-flop IC 7474 flipflop pin DIAGRAM OF IC 7474 INTERNAL DIAGRAM OF IC 7474 any boolean circuit using nand gates | |
PLS167AN
Abstract: IRZ 46 PLS167A PLS167AA PLS167N PLS Philips handbook
|
OCR Scan |
14x48x6) PLS167/A PLS167 PLS167A PLS167AN IRZ 46 PLS167AA PLS167N PLS Philips handbook | |
RCT5 rn
Abstract: d-latch by using D flip-flop 7474 7474 counter circuit diagram I18N 8 bit barrel shifter
|
OCR Scan |
PLHS501 RCT5 rn d-latch by using D flip-flop 7474 7474 counter circuit diagram I18N 8 bit barrel shifter | |
Contextual Info: Philips Components-Signetics Application Note Date of Issue June19S8 Rev. Date AN29 PLHS501 Programmable Macro Logic primer Programmable Logic Devices SUMMARY The evolution of Programmable Logic Devices PLD's has led to the birth of a new generation of programmable devices |
OCR Scan |
PLHS501 PLHS501 | |
IBM POS schematics
Abstract: DIN501 PLHS501 PLHS501A PLHS501IA
|
Original |
PLHS501/PLHS501I 52-pin PLHS501 10MHz IBM POS schematics DIN501 PLHS501 PLHS501A PLHS501IA | |
DIN173
Abstract: 20L10 PLUS173 PLUS173B PLUS173BA PLUS173BN PLUS173D PLUS173DA PLUS173DN I7921
|
Original |
PLUS173B/D PLUS173 24-pin PLUS173 DIN173 NIN173 DIN173 20L10 PLUS173B PLUS173BA PLUS173BN PLUS173D PLUS173DA PLUS173DN I7921 | |
16l8 JEDEC fuse
Abstract: application PAL 16l8 16L8 PLUS153 PLUS153B PLUS153BA PLUS153BN PLUS153D PLUS153DA PLUS153DN
|
Original |
PLUS153B/D PLUS153 20-pin PLUS153 DIN153 NIN153 16l8 JEDEC fuse application PAL 16l8 16L8 PLUS153B PLUS153BA PLUS153BN PLUS153D PLUS153DA PLUS153DN | |
PLS105
Abstract: 82S105
|
OCR Scan |
16x48x8) 82S105 PLS105) 650mW 82S105 PLS105 | |
DIN173
Abstract: application of programmable array logic 20L10 PLUS173
|
Original |
PLUS173 24-pin DIN173 NIN173 DIN173 application of programmable array logic 20L10 | |
16l8 JEDEC fuse
Abstract: DIN153 Programmable Logic Array PLUS153-10N PLUS153 16L8 PLUS153-10A
|
Original |
PLUS153 20-pin DIN153 NIN153 16l8 JEDEC fuse DIN153 Programmable Logic Array PLUS153-10N 16L8 PLUS153-10A | |
PLS105
Abstract: 82S105 GDFP2-F28 GDIP1-T28
|
OCR Scan |
16x48x8) 82S105 PLS105) 650mW 000501b PLS105 82S105 GDFP2-F28 GDIP1-T28 | |
PLS105
Abstract: 82S105 DD05 GDFP2-F28 GDIP1-T28 ck9540
|
OCR Scan |
16x48x8) 82S105 PLS105) 650mW 711062b PLS105 82S105 DD05 GDFP2-F28 GDIP1-T28 ck9540 | |
ck-ck
Abstract: PLS105 82S105/BXA 82S105 GDFP2-F28 GDIP1-T28 elevator circuit diagram
|
OCR Scan |
16x48x8) 82S105 PLS105) 650mW ck-ck PLS105 82S105/BXA 82S105 GDFP2-F28 GDIP1-T28 elevator circuit diagram | |
PLS100N
Abstract: PLS100 PLS100A application of programmable array logic pls100* fusing PLS101 PLS101A PLS101N Philips PLs100n
|
Original |
PLS100 PLS101 PLS100 PLS101 PLS100/PLS101 DIN100 NIN100 OUT100 EXOR100 NOE100 PLS100N PLS100A application of programmable array logic pls100* fusing PLS101A PLS101N Philips PLs100n | |
|
|||
vhdl code 8 bit processor
Abstract: schematic diagram atom free circuit diagram usb logic analyzer schematic diagram intel atom usb port connection diagram
|
Original |
||
adsq
Abstract: usb port connection diagram BYTEBLASTER
|
Original |
||
PLC153
Abstract: application of programmable array logic PLHS153 PLC153-60 plc153-45n PLC153-60N plc153-60a
|
OCR Scan |
PLC153 PLC153 PLS153/153A PLHS153 15Wsec/cm2. 7258Wsec/cm2 12000/iW/cm2) application of programmable array logic PLC153-60 plc153-45n PLC153-60N plc153-60a | |
Contextual Info: DENSE-PAC Programmable Logic DPL22V10A MICROSYSTEMS DESCRIPTION: The Dense-Pac Programmable Logic Module DPL is a 48-pin Pin Grid Array (PGA) designed to support two "22V10" field programmable array logic, 22 input, 10 macrocell output devices (DPL22V10A), including decoupling capacitors, at a |
OCR Scan |
DPL22V10A 48-pin 22V10" DPL22V10A) DPL22V1 24-pin 28-pad 22V10 L22V10 | |
PLHS502Contextual Info: Philips Components-Signetics Document No. 8 5 3 -1 4 0 5 ECN No. 985 1 4 Date of Issue January 9, 1990 Status Product Specification PLHS502 Programmable macro logic PML Programmable Logic Devices FEATURES STRUCTURE DESCRIPTION • Programmable Macro Logic |
OCR Scan |
PLHS502 PLHS502 40MHz | |
pls155
Abstract: PLS105 PLS168A PLS105A PLC42VA12 PLS157 PLS Philips handbook PLS159A PLS167A octal S-R latch
|
Original |
PLUS405 PLC415 PLC42VA12. pls155 PLS105 PLS168A PLS105A PLC42VA12 PLS157 PLS Philips handbook PLS159A PLS167A octal S-R latch | |
ALTERA MAX 5000 programming
Abstract: Altera Classic EPLDs Altera Programming Hardware advantages of multipliers Reed-Solomon CODEC an7112 Reed-Solomon altera ALTERA MAX 5000 applications altera flex 8000
|
Original |
EPF10K50V EPF10K130V 000-Gate EPF10K100 7000S ALTERA MAX 5000 programming Altera Classic EPLDs Altera Programming Hardware advantages of multipliers Reed-Solomon CODEC an7112 Reed-Solomon altera ALTERA MAX 5000 applications altera flex 8000 | |
PL22V10-10N
Abstract: PL22V10-10A
|
OCR Scan |
PL22V10-10 110mA PL22V10-10N PL22V10-10A | |
Contextual Info: PALCE29M16H-25 24-Pin EE CMOS Programmable Array Logic Advanced Micro Devices DISTINCTIVE CHARACTERISTICS • High-performance semicustom logic replacement; Electrically Erasable EE technology allows reprogrammability ■ 16 bidirectional user-programmable I/O logic |
OCR Scan |
PALCE29M16H-25 24-Pin | |
PML2552-50A
Abstract: EST 7502 C DIN552 est 7502
|
OCR Scan |
PML2552 630mW 525mW 15Wsec/cm2. 000jiW/cm2 7258Wsec/cm* PML2552-50A EST 7502 C DIN552 est 7502 |