PMA 30 D15
Abstract: D512 D515 D524 KTS 011
Text: MTM Power Messtechnik Mellenbach GmbH • Zirkel 3 · D-98746 Mellenbach · Tel.: +49- 0 36705-688 0 · Fax: +49-(0)36705-61049 · www.mtm-power.com · info@mtm-power.com PMA/PCMA30 Primärschaltregler 30 Watt Primary Switcher 30 Watt Weitbereichseingang für weltweiten Einsatz
|
Original
|
D-98746
PMA/PCMA30
PMA/PCMA30
127-2/III;
PMA 30 D15
D512
D515
D524
KTS 011
|
PDF
|
PMA 30 D15
Abstract: PMA30 d515 D512 D524 D-60322 55011-B t5155 t515 pcma30d15
Text: MTM Power Messtechnik Mellenbach GmbH • Fürstenbergerstr. 143 · D-60322 Frankfurt/Main · Tel.: +49- 0 69-15426 0 · Fax: +49-(0)69-15426 10 · www.mtm-power.com · info@mtm-power.com PMA/PCMA30 Primärschaltregler 30 Watt Primary Switcher 30 Watts Weitbereichseingang
|
Original
|
D-60322
PMA/PCMA30
PMA/PCMA30
PMA 30 D15
PMA30
d515
D512
D524
55011-B
t5155
t515
pcma30d15
|
PDF
|
PMA30
Abstract: 74670 radar front end smd transistor s3 D512 D515 D524 D-60322 PCMA 70 frankfurt oder
Text: MTM Power Messtechnik Mellenbach GmbH • Fürstenbergerstr. 143 · D-60322 Frankfurt/Main · Tel.: +49- 0 69-15426 0 · Fax: +49-(0)69-15426 10 · www.mtm-power.com · info@mtm-power.com PMA/PCMA30 Primärschaltregler 30 Watt Primary Switcher 30 Watts Weitbereichseingang
|
Original
|
D-60322
PMA/PCMA30
PMA/PCMA30
PMA30
74670
radar front end
smd transistor s3
D512
D515
D524
PCMA 70
frankfurt oder
|
PDF
|
49153
Abstract: 8049 encoder HFCT-701XB 10GBASE-LR HFCT701XB RIN12OMA
Text: Agilent HFCT-701XB, 10 Gb Ethernet, 1310 nm, 10 km 10GBASE-LR, XENPAK LAN-PHY Data Sheet Description The HFCT-701XB is an “intelligent” optical module which incorporates the complete physical layer functionality from the 10.3125 Gb/s 64B/66B encoded optical interface to a
|
Original
|
HFCT-701XB,
10GBASE-LR,
HFCT-701XB
64B/66B
8B/10B
5988-9263EN
5989-0376EN
49153
8049 encoder
10GBASE-LR
HFCT701XB
RIN12OMA
|
PDF
|
807b
Abstract: hfct701xb
Text: Agilent HFCT-701XB, 10 Gb Ethernet, 1310 nm, 10 km 10GBASE-LR, XENPAK LAN-PHY Data Sheet Description The HFCT-701XB is an “intelligent” optical module which incorporates the complete physical layer functionality from the 10.3125 Gb/s 64B/66B encoded optical interface to a
|
Original
|
HFCT-701XB,
10GBASE-LR,
HFCT-701XB
64B/66B
8B/10B
5988-8667EN
5988-9263EN
807b
hfct701xb
|
PDF
|
sm 41056
Abstract: 5535 12 r4 opto 10GBASE-LR HFCT-701XBD RIN12OMA 10GBASE-LW 10 gb laser diode 10G serdes
Text: Agilent HFCT-701XBD, 10 Gb Ethernet, 1310 nm, 10 km 10GBASE-LR, XENPAK LAN-PHY Data Sheet Description The HFCT-701XBD is an “intelligent” optical module which incorporates the complete physical layer functionality from the 10.3125 Gb/s 64B/66B encoded optical
|
Original
|
HFCT-701XBD,
10GBASE-LR,
HFCT-701XBD
64B/66B
60825/CDRH
5989-0765EN
sm 41056
5535 12 r4 opto
10GBASE-LR
RIN12OMA
10GBASE-LW
10 gb laser diode
10G serdes
|
PDF
|
EEPROM 66B
Abstract: 10GBASE-LR HFCT701XB HFCT-701XB RIN12OMA
Text: Agilent HFCT-701XB, 10 Gb Ethernet, 1310 nm, 10 km 10GBASE-LR, XENPAK LAN-PHY Data Sheet Description The HFCT-701XB is an “intelligent” optical module which incorporates the complete physical layer functionality from the 10.3125 Gb/s 64B/66B encoded optical interface to a
|
Original
|
HFCT-701XB,
10GBASE-LR,
HFCT-701XB
64B/66B
8B/10B
60825/CDRH
5988-8667EN
EEPROM 66B
10GBASE-LR
HFCT701XB
RIN12OMA
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Agilent HFCT-701XBD, 10 Gb Ethernet, 1310 nm, 10 km 10GBASE-LR, XENPAK LAN-PHY Data Sheet Description The HFCT-701XBD is an “intelligent” optical module which incorporates the complete physical layer functionality from the 10.3125 Gb/s 64B/66B encoded optical
|
Original
|
HFCT-701XBD,
10GBASE-LR,
HFCT-701XBD
64B/66B
60825/CDRH
5989-0765EN
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 4 Transceiver Configurations in Stratix V Devices 2013.05.06 SV52005 Subscribe Feedback Stratix V devices have a dedicated transceiver physical coding sublayer PCS and physical medium attachment (PMA) circuitry. To implement a protocol, use a PHY IP listed in Table 4-1.
|
Original
|
SV52005
10GBASE-R
10GBASE-KR
|
PDF
|
interlaken
Abstract: CRC-32 LFSR NF45
Text: Stratix V Device Handbook Volume 3: Transceivers Stratix V Device Handbook Volume 3: Transceivers 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V2-1.3 11.0 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat.
|
Original
|
|
PDF
|
SGMII RGMII bridge
Abstract: RTL code for ethernet 802.3-2005 RGMII to SGMII Bridge UG368 1000BASE-X Ethernet-MAC using vhdl FPGA Virtex 6 Ethernet RGMII constraints sgmii sfp virtex
Text: Virtex-6 FPGA Embedded Tri-Mode Ethernet MAC User Guide [optional] UG368 v1.0 June 24, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
UG368
SGMII RGMII bridge
RTL code for ethernet
802.3-2005
RGMII to SGMII Bridge
UG368
1000BASE-X
Ethernet-MAC using vhdl
FPGA Virtex 6 Ethernet
RGMII constraints
sgmii sfp virtex
|
PDF
|
pcie gen 2 payload
Abstract: asi paralell
Text: Stratix V Device Handbook Volume 3: Transceivers 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V2-1.4 11.1 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
|
PDF
|
long range transmitter receiver circuit diagram
Abstract: gearbox rev 5SGX CRC-32 LFSR 8b/10b scrambler Chapter 3 Synchronization long range transmitter receiver circuit remote control transmitter and receiver circuit CRC-32 interlaken protocol
Text: Stratix V Device Handbook Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V2-1.0 Copyright 2010Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words
|
Original
|
2010Altera
long range transmitter receiver circuit diagram
gearbox rev
5SGX
CRC-32 LFSR
8b/10b scrambler
Chapter 3 Synchronization
long range transmitter receiver circuit
remote control transmitter and receiver circuit
CRC-32
interlaken protocol
|
PDF
|
X557-AT2
Abstract: lp 8029 l4
Text: Intel X557-AT/AT2/AT4 10 GbE PHY Datasheet Networking Division ND Features: 10GBASE-T Performance — Ability to support worst case channels while reducing power and latency when channel characteristics permit: Built-in thermal management capabilities — Enables deployment in thermally constrained
|
Original
|
X557-AT/AT2/AT4
10GBASE-T
H7137NL
G13-152T-038
G17-188T-038
G12-1JJT-038
JT4-1108HL
RJTGE1G4172J
H130A-50
000-16-F-1010-TR-NS1
X557-AT2
lp 8029 l4
|
PDF
|
|
|
V-by-One
Abstract: Vbyone board basic television block diagram CPRI Multi Rate hd-SDI deserializer LVDS K28 f EP4CGX150 EP4CGX30 EP4CGX50 EP4CGX75
Text: 1. Cyclone IV Transceivers Architecture CYIV-52001-3.0 Cyclone IV GX devices include up to eight full-duplex transceivers at serial data rates between 600 Mbps and 3.125 Gbps in a low-cost FPGA. Table 1–1 lists the supported Cyclone IV GX transceiver channel serial protocols.
|
Original
|
CYIV-52001-3
V-by-One
Vbyone board
basic television block diagram
CPRI Multi Rate
hd-SDI deserializer LVDS
K28 f
EP4CGX150
EP4CGX30
EP4CGX50
EP4CGX75
|
PDF
|
ug198
Abstract: XC5VFX130T-FF1738 XC5VFX30T-FF665 XC5VFX70T-FF665 MGTRXP0 MP21608S221A RocketIO seminar Applications Book Maxim VCO 10G vhdl code for 16 prbs generator
Text: Virtex-5 FPGA RocketIO GTX Transceiver User Guide UG198 v3.0 October 30, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
UG198
time62
ug198
XC5VFX130T-FF1738
XC5VFX30T-FF665
XC5VFX70T-FF665
MGTRXP0
MP21608S221A
RocketIO
seminar Applications Book Maxim
VCO 10G
vhdl code for 16 prbs generator
|
PDF
|
10G BERT
Abstract: circuit diagram of rf transmitter and receiver HD-SDI over sdh SDH 209 remote control transmitter and receiver circuit 5 channel RF transmitter and Receiver circuit CDR 211 AC circuit diagram of PPM transmitter and receiver circuit diagram video transmitter and receiver core i3 mother board circuit
Text: Stratix IV Device Handbook Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V2-4.1 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Stratix IV Device Handbook Volume 2: Transceivers 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V2-4.4 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
20ttention.
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Speedster22i SerDes User Guide UG028 – May 21, 2013 UG028, May 21, 2013 1 Table of Contents Table of Contents . 2 Table of Figures . 5
|
Original
|
Speedster22i
UG028
UG028,
|
PDF
|
BCM8002
Abstract: BCM8002KPB TDS11
Text: ADVANCE DATA SHEET • BCM8002 Dual 1.25 GBd Transceiver General Description • • • The BCM8002 is a dual 1.25 GigaBaud GBd transceiver that enables scaling the performance and functionality of enterprise and service provider networks to multi-gigabit
|
Original
|
BCM8002
BCM8002
10bit
a8002-DS03-R
8002-DS03-R
BCM8002KPB
TDS11
|
PDF
|
sata hard disk 1TB CIRCUIT
Abstract: EP4SGX290KF43 interlaken
Text: Stratix IV Device Handbook Volume 2: Transceivers Stratix IV Device Handbook Volume 2: Transceivers 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V2-4.3 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat.
|
Original
|
|
PDF
|
LT1963
Abstract: EV-2101CA ROCKETIO XC2064 XC3090 XC4005 XC5210 RPT007 10G serdes 2.5 xaui xx1002
Text: RocketIO X Transceiver User Guide UG035 v2.0 February 22, 2007 R R “Xilinx” and the Xilinx logo shown above are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved. CoolRunner, RocketChips, Rocket IP, Spartan, StateBENCH, StateCAD, Virtex, XACT, XC2064, XC3090, XC4005, and XC5210 are
|
Original
|
UG035
XC2064,
XC3090,
XC4005,
XC5210
64B/66B
8B/10B
LT1963
EV-2101CA
ROCKETIO
XC2064
XC3090
XC4005
RPT007
10G serdes 2.5 xaui
xx1002
|
PDF
|
V-by-One
Abstract: remote control transmitter and receiver circuit cyclone iv gxb tx_coreclk EP4CGX75 5.1 home theatre basic diagram basic television block diagram prbs noise generator SDI SERIALIZER single phase ups block diagram EP4CGX150
Text: Section I. Transceivers This section provides a complete overview of all features relating to the Cyclone IV device transceivers. This section includes the following chapters: • Chapter 1, Cyclone IV Transceivers Architecture ■ Chapter 2, Cyclone IV Reset Control and Power Down
|
Original
|
|
PDF
|
circuit diagram of rf transmitter and receiver
Abstract: 10G BERT 5.7 GHz RF transciever remote control transmitter and receiver circuit transmitter radio controlled with seven functions video transmitter 2.4 GHz CDR 211 AC EP4S100G4 HD-SDI over sdh pcie Gen2 payload
Text: Section I. Transceiver Architecture This section provides a description of transceiver architecture and transceiver clocking for the Stratix IV device family. It also describes configuring for multiple protocols and data rates, reset control and power down, and dynamic reconfiguration
|
Original
|
|
PDF
|