P0D40 Search Results

P0D40 Datasheets Context Search

Catalog Datasheet	MFG & Type	PDF	Document Tags
VDD33 Abstract: P0C2102 VDD25 N0FPGA0VDD2505 Text: 2 3 R5 P0R3302 0.1uF P0D40A C16 LED D4 3.3V PowerSupply 10uF Ceramic 0805 VDD25_5 N0FPGA0VDD2505 FPGA_VDD25_5 C17 0.1uF P0C1702 P0C1701 LED C15 VDD25_5 P0R602 P0C1602 P0C1601 P0R3202 C14 D3 P0R601 P0C1502 P0C1501 R32 P0R3201 2.2K R33 P0R3301 2.2K 2.2K 2.2K	Original	PDF	P0R3302 P0D40A N0FPGA0VDD2505 P0C1702 P0C1701 P0R602 P0C1602 P0C1601 P0R3202 P0R601 VDD33 P0C2102 VDD25 N0FPGA0VDD2505
t58b Abstract: SP0503BA SP0503BAHTG FDS8984 SP0503 P0R2902 C8051F320-GQ p0c6201 N0P101 C8051F32 Text: 2 3 0805 GND C62 16V 1uf GND N0VIN1 VIN1 C60 0.01uF 50V N0VCCD VCCD CH1 BuckSupply_CH1 GND N0VCCA VCCA N0BST1 BST1 0805 10 OHM N0GH1 GH1 C17 16V 4.7uf LX1 N0DVDD DVDD T34 2 38 P0U4038 P0U4037 VCCA AVDD P0U401 0603 N0LX2 LX2 26 N0VCCD VCCD N0GL2 GL2 T51 N0VOUT0FB0CH2	Original	PDF	P0U4038 P0U401 P0U4025 P0U4024 P0U4023 P0U4022 P0U4021 P0U4015 N0VJ803 P0J804 t58b SP0503BA SP0503BAHTG FDS8984 SP0503 P0R2902 C8051F320-GQ p0c6201 N0P101 C8051F32
DIP4NS Abstract: BR1 400V XSTR CAP 10u 10 25V X7R 1206 hi1206t161r-10 ic bridge rectifier CAP 470N 50V X7R thermistor MF72 BSS123 NXP CGRM4007-G Text: 1.0 Design Specifications Inputs Output #1 VinMin=80V Vout1=LED dependant, up to 32V VinMax=135V Iout1=0.6A A bill of materials below describes the parts used on this demonstration board. A schematic and layout have also been included below along with measured performance characteristics. The above restrictions for the input voltage are valid	Original	PDF	LM3445 CSP-9-111S2) CSP-9-111S2. RD-172 DIP4NS BR1 400V XSTR CAP 10u 10 25V X7R 1206 hi1206t161r-10 ic bridge rectifier CAP 470N 50V X7R thermistor MF72 BSS123 NXP CGRM4007-G
ST7LITEUS5 Abstract: free download datasheet 1N4148 P1111 1n4148 c14 c13 inductive P10 led 220k 5v P12 1.5NF 1 63V TDE1708DFT Text: Designator2 Designator3 P0Designator200 P0Designator300 Designator11 Designator8 P0Designator1101 P13 P0Designator801 Designator4 P0Designator400 P2 P14 P15 P0P1401 D3 P0D302P0D301 C1 C2 P0P1501 P0P204 P0P206 P0P2010 P0P203 P0P205 P0P209 P0Designator901 P0D202	Original	PDF	P0Designator200 P0Designator300 Designator11 P0Designator1101 P0Designator801 P0Designator400 P0P1401 P0D302 P0D301 P0P1501 ST7LITEUS5 free download datasheet 1N4148 P1111 1n4148 c14 c13 inductive P10 led 220k 5v P12 1.5NF 1 63V TDE1708DFT
Untitled Abstract: No abstract text available Text: Isolated Flyback Converter; Input +3060V; Output 5V 100mA Reference Design PRD1139 FEATURES • • Input - Output isolation Primary side control for low cost and improved efficiency DESCRIPTION This is an 30 - 60V input isolated flyback converter based on the ADP1613 boost regulator IC with a "cascode"	Original	PDF	100mA PRD1139 ADP1613 ADCMP356 ADP1613
prxd2 Abstract: DP83640 SML-LXT0805GW-TR "half can" "oscillator" ECCM1 XTAL - 25M AFBR-5803 Text: 1 2 3 4 5 6 A A Crystal/ Oscillator Circuitry FX TRANSCEIVER B B RJ-45 GPIO Header MII/RMII Header Bottom Side LEDs Pin 1 ALP Connector MII Connector DP83640 USB Interface C C AN_EN AN1 AN0 AUTO-NEG FORCED MODES -0	Original	PDF	RJ-45 DP83640 10BASE-T 100BASE-TX P0R8301 P0R8302 P0R16502 prxd2 DP83640 SML-LXT0805GW-TR "half can" "oscillator" ECCM1 XTAL - 25M AFBR-5803
J34-J35 Abstract: B 342 Dc ml2020 panasonic battery capasitor QFN40P500X500X80-40N LP3971 ml2020 HEADER 8 PIN OSC-SMT DVM panel Text: 1.0 Design Description The LP3971 Smart Power Board provides a complete, multirail solution for FPGAs, Microprocessors, or any other systems requiring multiple voltages, special power sequencing, and boot management. This solution utilizes the National Semiconductor LP3971 Power Management Unit and an 8 bit	Original	PDF	LP3971 RS-232 CSP-9-111S2) CSP-9-111S2. LP3971 J34-J35 B 342 Dc ml2020 panasonic battery capasitor QFN40P500X500X80-40N ml2020 HEADER 8 PIN OSC-SMT DVM panel
MAX3232CSE Abstract: lm317 8 pines ADTG sot 23 p651 MB95F118 N0P35 lm317t P13 U4 INT05 P0C160 Text: 1 2 3 4 5 6 J2 P0J2044 P0J2046 P0J2048 P0J2050 B P0R1301 UI0 22pf 22pf C14 C15 Y2 P0Y202 1 2 P0Y201 1 2 P0JP7033 P0JP7044 N0P10 P10 Sub CLK 32KHz Default:3-4 INT02 C12 P0C1202 JP6 JP5 LIN Enable VCC VCC 2P0U202 EN 1 P0U201 RXD 4 P0U204 TXD 22uf 25v R11 22K	Original	PDF	P0J2044 P0J2046 P0J2048 P0J2050 P0R1301 P0Y202 P0Y201 P0JP7033 P0JP7044 N0P10 MAX3232CSE lm317 8 pines ADTG sot 23 p651 MB95F118 N0P35 lm317t P13 U4 INT05 P0C160
6Bp SMD Abstract: 6BT SMD W17 marking code sot 23 marking w18 sot23-5 marking code E5 SMD ic sot23-5 smd marking e5 5Pin smd marking sot23 W16 smd transistor 6Bp sot marking code w17 Z5238BLT1 Text: • The user can use the on-board clock source or provide 1.0 Design Description their own clock source and operate the ADC under various sampling frequencies ■ The analog input has two ports, one for single-ended sources and one for differential sources	Original	PDF	CSP-9-111S2) CSP-9-111S2. RD-143 6Bp SMD 6BT SMD W17 marking code sot 23 marking w18 sot23-5 marking code E5 SMD ic sot23-5 smd marking e5 5Pin smd marking sot23 W16 smd transistor 6Bp sot marking code w17 Z5238BLT1
EP2S60F672I3 Abstract: CB3LV-3C-50M0000-T CTX283LVCT-ND IRLML2502TRPBF BGA100P26X26-672 1N4148W-TP m21 sot23 transistor SOD-123 a19 osc_50mhz 1588 switch Text: National Semiconductor DP83849I Richard Levin March 2007 1.0 Design Specifications Description Parameter Value Support for IEEE 1588 version 1 and version 2 transparent E2E and P2P clock sequencing - Full Featured 10/100Mbps Ethernet MACs compliant with the IEEE802.3-2002	Original	PDF	DP83849I 10/100Mbps IEEE802 32-bit IEEE1588 CSP-9-111S2) CSP-9-111S2. EP2S60F672I3 CB3LV-3C-50M0000-T CTX283LVCT-ND IRLML2502TRPBF BGA100P26X26-672 1N4148W-TP m21 sot23 transistor SOD-123 a19 osc_50mhz 1588 switch