Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    MULTIBUS II ARCHITECTURE SPECIFICATION Search Results

    MULTIBUS II ARCHITECTURE SPECIFICATION Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    MG82389/R Rochester Electronics LLC 82389 - Multibus Controller, CMOS Visit Rochester Electronics LLC Buy
    MG82389 Rochester Electronics LLC 82389 - Multibus Controller, CMOS, CPGA149 Visit Rochester Electronics LLC Buy
    D82C284-8 Rochester Electronics LLC 82C284 - Processor Specific Clock Generator, 16MHz, CMOS, CDIP18 Visit Rochester Electronics LLC Buy
    D82C284-12 Rochester Electronics LLC 82C284 - Processor Specific Clock Generator, 25MHz, CMOS, CDIP18 Visit Rochester Electronics LLC Buy
    TCM3105NL Rochester Electronics LLC TCM3105NL - FSK Modem, PDIP16 Visit Rochester Electronics LLC Buy

    MULTIBUS II ARCHITECTURE SPECIFICATION Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    BAD02

    Abstract: multibus II architecture specification
    Text: - INTEGRATED CIRCUIT TOSHIBA MIC 84120 TECHNICAL DATA MIC MESSAGE INTERRUPT CONTROLLER GENERAL DESCRIPTION The Message Interrupt Controller (MIC) component implements a MULTIBUS II architecture unsolicited message passing protocol interrupt capability for iPSB bus agents.


    OCR Scan     		68-pin BAD02 multibus II architecture specification PDF

    intel multibus 386

    Abstract: BIST code 28100* intel
    Text: intei FIRMWARE DEVELOPMENT PACKAGE developing i386 or i486™ CPU Multibus II boards to easily incorporate firmware on the board th at allows it to fully participate in an MSA environment. The FDP product includes source code in the C language for the generic initialization,


    OCR Scan     		i386TM i486TM intel multibus 386 BIST code 28100* intel PDF

    MIX486DX66

    Abstract: INTEL 486 dx2 DX-66 INTEL I486 DX2 82c258 486 DX33 8259 intel microcontroller architecture MIX 486 Baseboard clock generator for 486 dx2 adma controller
    Text: intel MIX BASEBOARDS MIX 486/DX66, 486/DX33, AND 486/SX33 BASEBOARDS The Intel Modular Interface extension MIX 486/DX66, 486/DX33, and 486/SX33 baseboards represent the leading edge in customizable mezzanine I/O solutions. These technically advanced baseboards are designed for cost-effective CPU and I/O technology upgrades, low-risk and quick


    OCR Scan     		486/DX66, 486/DX33, 486/SX33 Intel486TM 486/DX33 486/DX66 MIX486DX66 INTEL 486 dx2 DX-66 INTEL I486 DX2 82c258 486 DX33 8259 intel microcontroller architecture MIX 486 Baseboard clock generator for 486 dx2 adma controller PDF

    Multibus ii protocol

    Abstract: 82389 Multibus arbitration protocol 82389 Message Passing Coprocessor A Multibus II Bus IEEE-1296
    Text: in te i 82389 MESSAGE PASSING COPROCESSOR A MULTIBUS II BUS INTERFACE CONTROLLER • Highly Integrated VLSI Device — Single-Chip Interface for the Parallel System Bus IEEE 1296 — Interrupt Handling/Bus Arbitration Functions — Dual-Buffer Input and Output DMA


    OCR Scan     		32-Byte 149-Pin 32-Bit CSM/002 Multibus ii protocol 82389 Multibus arbitration protocol 82389 Message Passing Coprocessor A Multibus II Bus IEEE-1296 PDF

    Multibus arbitration protocol

    Abstract: multibus II architecture specification BA026
    Text: 82389 MESSAGE PASSING COPROCESSOR A MULTIBUS II BUS INTERFACE CONTROLLER • Highly Integrated VLSI Device — Single-Chip Interface for the Parallel System Bus IEEE 1296 — Interrupt Handling/Bus Arbitration Functions — Dual-Buffer Input and Output DMA


    OCR Scan     		32-Byte 32-Bit CSM/002 Multibus arbitration protocol multibus II architecture specification BA026 PDF

    P1496

    Abstract: Multibus arbitration protocol Multibus ii protocol FUTUREBUS IEEE-1296 C1996 P1014 P1394 P1596 multibus II architecture specification
    Text: National Semiconductor Application Note 1036 Paul Borrill January 1996 ABSTRACT Futurebus a is a specification for a scalable 32 64 128 or 256-bit wide bus architecture Arbitration is provided by a fully distributed one or two pass parallel contention arbiter


    Original     		256-bit P1496 Multibus arbitration protocol Multibus ii protocol FUTUREBUS IEEE-1296 C1996 P1014 P1394 P1596 multibus II architecture specification PDF

    BA021

    Abstract: No abstract text available
    Text: M82389 MESSAGE PASSING COPROCESSOR A MULTIBUS II BUS INTERFACE CONTROLLER Military u Highly Integrated VLSI Device • High Performance Coprocessing Functions — Offloads CPU for Communication and Bus Interfacing — 40 Megabytes/Sec Burst Transfer Speed


    OCR Scan     		M82389 32-Byte 149-Pin 164-Lead CSM/002 BA021 PDF

    80C86

    Abstract: Intel 80c86 680C86 82C88 EDH681C86 EDH683C86 EDH686C86 EDH687C86 multibus ARCHITECTURE
    Text: 3230114 ELECTRONIC DESIGNS INC 7 IC 00045 0, S ii • & r \ ì ELECTRONIC DESIGNS INC 7 1 D ë | 3S3D114 D0DDQ4S 0 _ T-w-n-\b • ELECTRONIC DESIGNS INC. P a r t N u m b er In c lu d e d EDH681C86 16K bytes SR A M EDH683C86 16K bytes SRAM 8K xl6


    OCR Scan     		3S3D114 EDH681C86 EDH683C86 EDH686C86 EDH687C86 353D114 680C86 16-bit 80C86 Intel 80c86 82C88 EDH681C86 EDH683C86 EDH686C86 EDH687C86 multibus ARCHITECTURE PDF

    Untitled

    Abstract: No abstract text available
    Text: LBX 2000/2100 LBXII Reply Agent Controller and Reply Agent Address Error Generator January 1989 Distinctive Features_ General Description- LBX 2000: LBX 2000: * Provides a Reply Agent Control Interface to


    OCR Scan     		Pro17, PDF

    Multibus ii protocol

    Abstract: Multibus arbitration protocol 486 system bus
    Text: TO SHIBA INTEGRATED CIRCUIT BAC TECHNICAL D A T A BAC Bus Arbiter/Controller GENERAL DESCRIPTION ' The MULTIBUS II Bus Arbiter/Contro1ler (BAC) is an 84-pin, CMOS component that embodies the Arbitration and system control line functions of the MULTIBUS II


    OCR Scan     		84-pin, Multibus ii protocol Multibus arbitration protocol 486 system bus PDF

    multibus cable

    Abstract: ATA100 ATA33 multibus II architecture specification
    Text: Intel DeveloperUPDATEMagazine August 2000 Page 1 Serial ATA: An Evolutionary Transition Bill Colson Marketing Manager Intel Architecture Labs Intel Corporation Copyright Intel Corporation 2000. *Third-party brands and names are the property of their respective owners.


    Original     		PDF

    solna d30

    Abstract: 74AS1804 AD23-AD16 bsc5 Multibus arbitration protocol AD31-AD24 vlsi technology Multibus ii protocol 8253 programme able interface 893000
    Text: f 1 V L S I Tech n o lo gy , in c . _ VM82C389 MESSAGE-PASSING COPROCESSOR MULTIBUS II FEATURES DESCRIPTION • Full-function, single-chip interface to Parallel System Bus PSB The VM82C389 Message-Passing Coprocessor (MPC) provides a high­


    OCR Scan     		VM82C389 MIL-STD-883C VM82C389 O12341 solna d30 74AS1804 AD23-AD16 bsc5 Multibus arbitration protocol AD31-AD24 vlsi technology Multibus ii protocol 8253 programme able interface 893000 PDF

    AN-5014

    Abstract: GTLP6C816 VME320 VME64X VME64x connector
    Text: Fairchild Semiconductor Application Note July 1999 Revised February 2001 GTLP: Incident Wave Switching and Throughput Abstract The IWS/Throughput Relationship This application note demonstrates, theoretically and empirically, the relationship of the driving device and the


    Original     		AN-5014 GTLP6C816 VME320 VME64X VME64x connector PDF

    Untitled

    Abstract: No abstract text available
    Text: / IS SDL ——C- -, — . PLX 464 64m A High Drive C urrent, P rog ram m ab le Logic D evice fo r Bus ticnimoldov January 1989 A pplications. Distinctive Features Integrated 48mA and 64mA drivers, meet drive requirements for many VME, VSB, MBI*, MBII*, Micro Channel* *, NuBus* * * and other leading bus


    OCR Scan     		24-Lead 28-Pin PDF

    M1715

    Abstract: No abstract text available
    Text: INTEL CORP i n t g UP/PRPHLS 50E D 4fl5bl7S OGflSTÖS 1 l M80286 HIGH PERFORMANCE MICROPROCESSOR WITH MEMORY MANAGEMENT AND PROTECTION Military "P -fà ^ 7 - 1S • High Performance Processor (Up to Six Times M8086) High Bandwidth Bus Interface (8 Megabyte/Sec)


    OCR Scan     		M80286 M8086) ICETm-286) M1715 PDF

    Untitled

    Abstract: No abstract text available
    Text: PLX448 O nC s High Drive Current, Programmable Logic Device fo r Bus Interface Applications T^ e HMOL a a v January 1989 Distinctive Features_ Applications_ • • Integrated 24m A and 48mA drivers, meet drive


    OCR Scan     		PLX448 24-Lead 28-Pin PDF

    TRANSISTOR BC 157

    Abstract: transistor bc 564 NMOS-2 transistor bc 541 transistors BC 543 HARRIS PACKAGE LOGIC FCT TRANSISTOR REPLACEMENT GUIDE bc 574 transistor AN6525 NMOS-2 transistor
    Text: Cross Reference Guides TABLE 1A. CROSS OF AN IDT TYPE TO A RECOMMENDED HARRIS REPLACEMENT TYPE IDT TYPE TABLE 1B. CROSS OF IDT/FCT GENERAL PURPOSE LOGIC TYPES TO HARRIS ACT GENERAL PURPOSE LOGIC TYPE EQUIVALENTS HARRIS REPLACEMENT P E SO M XXX XXX XXXA XXXAT


    Original     		CD74ACTXXXE/M TRANSISTOR BC 157 transistor bc 564 NMOS-2 transistor bc 541 transistors BC 543 HARRIS PACKAGE LOGIC FCT TRANSISTOR REPLACEMENT GUIDE bc 574 transistor AN6525 NMOS-2 transistor PDF

    intel 8288

    Abstract: intel 8288 bus controller 8085 MICROCOMPUTER SYSTEMS USERS MANUAL 8086 interrupt structure design fire alarm 8088 microprocessor RCA SK CROSS-REFERENCE 8086 family users manual 8086 user manual AP 67 weir smm 200
    Text: iAPX 86, 88 USER'S MANUAL AUGUST 1981 Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Intel software products are copyrighted by and shall remain the property of Intel Corporation. Use, duplication or


    Original     		w-9707 116th SA/C-258n81 /45K/RRD intel 8288 intel 8288 bus controller 8085 MICROCOMPUTER SYSTEMS USERS MANUAL 8086 interrupt structure design fire alarm 8088 microprocessor RCA SK CROSS-REFERENCE 8086 family users manual 8086 user manual AP 67 weir smm 200 PDF

    Untitled

    Abstract: No abstract text available
    Text: High Performance Microprocessor with Memory Management and Protection 80286-12, 80286-10, 80286-8 • High Performance HMOS III Technology ■ Large Address Space: — 16 Megabytes Physical — 1 Gigabyte Virtual per Task ■ Two 8086 Upward Compatible Operating Modes:


    OCR Scan     		ICEtm-286) 82C284 82C288 PDF

    Am8251-Am9551

    Abstract: 4116 ram SBC-901 intel 2708 eprom BLC-902 BLC901 AM9218 am2732 AM9513 AM9513 system board
    Text: Advanced Micro Computers A subsidiary of Advanced Micro Devices A m 96/4116A AmZ8000 16-Bit MonoBoard Computer User’s Manual 059910090-001 $ 1 0 .0 0 REVISION RECORD REVISION 01 DESCRIPTION Preliminary Issue C 8 /2 8 /8 1 A Manual Released C 1 0 /0 1 /8 1 )


    OCR Scan     		Am96/4116A AmZ8000 16-Bit C8/28/81) C10/01/81} Am8251-Am9551 4116 ram SBC-901 intel 2708 eprom BLC-902 BLC901 AM9218 am2732 AM9513 AM9513 system board PDF

    Untitled

    Abstract: No abstract text available
    Text: SN74ALS870 DUAL 16-BY-4 REGISTER FILES SDAS139A – DECEMBER 1982 – REVISED JANUARY 1995 • • • • • DW OR NT PACKAGE TOP VIEW 3-State Buffer-Type Outputs Drive Bus Lines Directly Each Register File Has Individual Write-Enable Controls and Address Lines


    Original     		SN74ALS870 16-BY-4 SDAS139A 300-mil 16-word scyd013 sdyu001x sgyc003d scyb017a PDF

    i80286

    Abstract: 80286 architecture 1Q001 80286 instruction set 80286 register organization 80286 microprocessor pin out diagram
    Text: in te i 80286 MICROPROCESSOR WITH MEMORY MANAGEMENT AND PROTECTION 80286- 12, 80286- 10, 80286-8 High Performance HMOS III Technology Large Address Space: — 16 Megabytes Physical — 1 Gigabyte Virtual per Task Integrated Memory Management, FourLevel Memory Protection and Support


    OCR Scan     		68-Pin 82C284 82C288 i80286 80286 architecture 1Q001 80286 instruction set 80286 register organization 80286 microprocessor pin out diagram PDF

    Untitled

    Abstract: No abstract text available
    Text: f iQ L = ± P r . cTTBTÎ T T T - L X 4 6 4 High Drive Current February Logic Device Distinctive Features_ Applications_ _ • Eight high current program m able l/O s and 11


    OCR Scan     		300mll 300mii, 300mll, directly58TM05 PDF

    51A31

    Abstract: EN12 EN13 SN74ALS870
    Text: SN74ALS870 DUAL 16-BY-4 REGISTER FILES SDAS139A – DECEMBER 1982 – REVISED JANUARY 1995 • • • • • DW OR NT PACKAGE TOP VIEW 3-State Buffer-Type Outputs Drive Bus Lines Directly Each Register File Has Individual Write-Enable Controls and Address Lines


    Original     		SN74ALS870 16-BY-4 SDAS139A 300-mil 51A31 EN12 EN13 SN74ALS870 PDF