Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    MIPS V CACHE Search Results

    MIPS V CACHE Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    7MP6121SA33M Renesas Electronics Corporation 128KB CACHE MODULE Visit Renesas Electronics Corporation
    7MPV6186S15M Renesas Electronics Corporation 256KB ASYNC CACHE MODULE Visit Renesas Electronics Corporation
    7MP6122SA33M Renesas Electronics Corporation 256KB CACHE MODULE Visit Renesas Electronics Corporation
    7MP6076S15M Renesas Electronics Corporation 512KB ASYNC CACHE-APPLE Visit Renesas Electronics Corporation
    7MPV6122SA33M Renesas Electronics Corporation 256KB CACHE MODULE Visit Renesas Electronics Corporation

    MIPS V CACHE Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: Preliminary Data Sheet July 1995 m A T& T Microelectronics DSP1605 Digital Signal Processor 1 Features 2 Description • For 5 V operation: — 25 ns instruction cycle time 40 MIPS — 30 ns instruction cycle time (33 MIPS) ■ For 3.3 V operation: — 31.25 ns instruction cycle time (32 MIPS)


    OCR Scan     		DSP1605 16-bit 36-bit 005002b 001bb5b PDF

    lt228

    Abstract: b433 resonator CD 4017 PIN DIAGRAM SDL 4007 TT 2146 4043-C DB3C 828 F3L3 AB14C wy 413
    Text: Preliminary Data Sheet i uy ü AT&T Microelectronics DSP1604/06 Digital Signal Processor •I 1 Features 2 Description ■ For 5 V operation: — 25 ns instruction cycle time 40 MIPS — 30 ns instruction cycle time (33 MIPS) ■ For 3.3 V operation: — 31.25 ns instruction cycle time (32 MIPS)


    OCR Scan     		DSP1604/06 DSP1606, DSP1604 16-bit 36-bit 005002b 001bS34 lt228 b433 resonator CD 4017 PIN DIAGRAM SDL 4007 TT 2146 4043-C DB3C 828 F3L3 AB14C wy 413 PDF

    jalr

    Abstract: UPD30111 DSRL32 mips16 instruction set
    Text: ¿¿PD30111 NEC 22. INSTRUCTION SET The V r4111 has two types of instructions: 32-bit instructions MIPS III and 16-bit instructions (MIPS16). 22.1 MIPS III Instruction Each instruction of the MIPS III consists of 1 word (32 bits) located at a word boundary. Three instruction formats


    OCR Scan     		r4111 32-bit 16-bit MIPS16) uPD30111 jalr DSRL32 mips16 instruction set PDF

    intel 4040

    Abstract: DSP1605 5-4001 DB3C intel 4008 te 4017 tl 4013 540T2 motorola XT 1606 RM RSTB14
    Text: Preliminary Data Sheet July 1995 £ 3 A TgT Microelectronics DSP1605 Digital Signal Processor • 1 Features 2 Description ■ For 5 V operation: — 25 ns instruction cycle time 40 MIPS — 30 ns instruction cycle time (33 MIPS) ■ For 3.3 V operation:


    OCR Scan     		16-bit 36-bit intel 4040 DSP1605 5-4001 DB3C intel 4008 te 4017 tl 4013 540T2 motorola XT 1606 RM RSTB14 PDF

    44-PIN

    Abstract: 68HC11 DSP1609 DSP1609F HC11 DSP1600 lucent 451
    Text: Preliminary Data Sheet July 1999 FlashDSP 1609F Digital Signal Processor 1 Features • ■ 12.5 ns instruction cycle time 80 MIPS at 3.3 V operation Power-saving features: — Low-power 0.35 µm CMOS technology; fully static design — Active power: 6.5 mW/MIPS at 3.3 V


    Original     		1609F DSP1609F: 16-bit 36-bit DS99-236DCON DS98-280DCON) 44-PIN 68HC11 DSP1609 DSP1609F HC11 DSP1600 lucent 451 PDF

    MIPS16

    Abstract: System on a chip VR4102
    Text: m ec NEC Electronics Inc. VR4111 jiPD30111 64-Bit MIPS RISC Microprocessor Product Brief September 1997 Description The 64-bit V r41 11 (nPD30111 ) microprocessor is a member of NEC’s V r Series™ devices created for Windows CE-based embedded consumer applications. Designed around the popular MIPS®


    OCR Scan     		VR4111 uPD30111 64-Bit nPD30111 25-micron 100-Mer U13007EU1V0PB00 MIPS16 System on a chip VR4102 PDF

    CSP1009

    Abstract: 1600-HDS 310F4
    Text: Advance Data Sheet July 1999 B900 Baseband Signal Processor 1 Features 2 Description • For 5 V operation: — 12.5 ns instruction cycle time 80 MIPS (See Table 89 on page 71.) ■ For 3.3 V operation: — 16.7 ns instruction cycle time (60 MIPS) (See Table 89 on page 71.)


    Original     		16-bit, DSP1600 DS99-237DCON DS98-319DCON) CSP1009 1600-HDS 310F4 PDF

    1741 OPamp

    Abstract: t152 act dsp1653 mip 0244 lucent 451
    Text: Preliminary Data Sheet January 1998 FlashDSP 1650 Digital Signal Processor 1 Features • For 5 V operation: — 25 ns instruction cycle time 40 MIPS ■ For 3.3 V operation: — 30 ns instruction cycle time (33 MIPS) ■ Power-saving features: — Low-power 0.6 µm CMOS technology; fully


    Original     		16-bit 36-bit DS98-005DCON DS96-380DCON) 1741 OPamp t152 act dsp1653 mip 0244 lucent 451 PDF

    Untitled

    Abstract: No abstract text available
    Text: Introduction The V r 4100 microprocessor is a low-cost, low-power microprocessor that is compatible with the M IPS I, MIPS II, and MIPS III Instruction Set Architecture ISA , except for the Floating-point operating instructions, LL/LLD instruction and SC/SCD instruction.


    OCR Scan     		b427525 VR4100 64-bit 32-double-e Vn410Q Vr4200 Vr4400 Vr4100 MADD16 PDF

    Untitled

    Abstract: No abstract text available
    Text: Preliminary Data Sheet January 1998 m i c r o e l e c t r o n i c s group Lucent Technologies Bell Labs Innovations FlashDSP 1650 Digital Signal Processor 1 Features For 5 V operation: — 25 ns instruction cycle time 40 MIPS For 3.3 V operation: — 30 ns instruction cycle time (33 MIPS)


    OCR Scan     		16-bit 36-bit DSP1651 DSP1652/53 PDF

    Untitled

    Abstract: No abstract text available
    Text: ^ AT&T Preliminary Data Sheet July 1995 Microelectronics DSP1604/06 Digital Signal Processor 1 Features 2 Description • For 5 V operation: — 25 ns instruction cycle time 40 MIPS — 30 ns instruction cycle time (33 MIPS) The DSP1604/06 is a 16-bit fixed-point digital signal


    OCR Scan     		DSP1604/06 DSP1604/06 16-bit DSP1600 DSP160X 005002b 001bS34 PDF

    Untitled

    Abstract: No abstract text available
    Text: a PRELIMINARY Am29040 Advanced Micro Devices High-Performance RISC Microprocessor with Instruction and Data Caches DISTINCTIVE CHARACTERISTICS • Full 32-bit architecture ■ 3.3-V operation with 5-V-tolerant I/O ■ 66.8 VAX MIPS sustained at 50 MHz ■


    OCR Scan     		Am29040 32-bit Am29030 Am29035 pqr144 Am29000 MiniMON29K, Fusion29K PDF

    Am29050 Microprocessor Users Manual

    Abstract: AM29035 AM29040 Am29000 Users Manual 18458 CGM145 PDR144 602-7639 MiniMON29K Am29050TM
    Text: PRELIMINARY Am29040 Advanced Micro Devices High-Performance RISC Microprocessor with Instruction and Data Caches DISTINCTIVE CHARACTERISTICS Full 32-bit architecture 3.3-V operation with 5-V-tolerant I/O 66.8 VAX MIPS sustained at 50 MHz Low-power Snooze and Sleep modes


    Original     		Am29040TM 32-bit Am29030TM Am29035TM 29KTM pqr144 Am29000 MiniMON29K, Am29050 Microprocessor Users Manual AM29035 AM29040 Am29000 Users Manual 18458 CGM145 PDR144 602-7639 MiniMON29K Am29050TM PDF

    Untitled

    Abstract: No abstract text available
    Text: TMS320C31, TMS320LC31 DIGITAL SIGNAL PROCESSORS SPRS035B - MARCH 1996 - REVISED JANUARY 1999 High-Performance Floating-Point Digital Signal Processor DSP : - TMS320C31-80 (5 V) 25-ns Instruction Cycle Time 440 MOPS, 80 MFLOPS, 40 MIPS - TMS320C31-60 (5 V)


    OCR Scan     		TMS320C31, TMS320LC31 SPRS035B TMS320C31-80 25-ns TMS320C31-60 33-ns TMS320C31-50 40-ns TMS320C31-40 PDF

    P1020

    Abstract: PI019
    Text: PRELIMINARY DATA SHEET MOS INTEGRATED CIRCUIT _ ¿¿PD30111 V r4111 64-/32-BIT MICROPROCESSOR DESCRIPTION The /xPD30111 V r4111 is one of NEC's V r Series RISC (Reduced Instruction Set Computer) microprocessors and is a high-performance 64-/32-bit microprocessor employing the MIPS


    OCR Scan     		uPD30111 r4111TM 64-/32-BIT /xPD30111 r4111) r4111 r4110 IOCS16# P1020 PI019 PDF

    120-pin

    Abstract: 120-pin, microprocessor r4305 NEC r4305
    Text: DATA SHEET MOS INTEGRATED CIRCUIT UPD30200, 30210 V r4300 , V r4305™, V r4310™ 64-BIT MICROPROCESSOR The /XPD30200 V r4300 , 30200-133 (V r4305), and 30210 (VR4310)Note are high-performance, 64-bit RISC (Reduced Instruction Set Computer) type microprocessors employing the RISC architecture developed by MIPS.


    OCR Scan     		UPD30200, uPD30210 r4300TM, r4305TM, r4310TM 64-BIT /XPD30200 r4300) r4305) VR4310 120-pin 120-pin, microprocessor r4305 NEC r4305 PDF

    21JT

    Abstract: c3040
    Text: TMS320C30 DIGITAL SIGNAL PROCESSOR SPRS032A - APRIL 1996 - REVISED JUNE 1997 High-Performance Floating-Point Digital Signal Processor DSP - TMS320C30-50 (5 V) 40-ns Instruction Cycle Time 275 MOPS, 50 MFLOPS, 25 MIPS - TMS320C30-40 (5 V) 50-ns Instruction Cycle Time


    OCR Scan     		TMS320C30 SPRS032A TMS320C30-50 40-ns TMS320C30-40 50-ns TMS320C30-33 60-ns TMS320C30-27 74-ns 21JT c3040 PDF

    mb86901

    Abstract: No abstract text available
    Text: F U J IT S U High Performance 32-Bit RISC Processor SPARC FEATURES • Architecture supports scalability towards faster technologies • Address presentation which supports highperformance cache • 15 times V A X ™ 11/780 equivalent MIPS typical performance


    OCR Scan     		32-Bit MB86911 CH23001 mb86901 PDF

    Untitled

    Abstract: No abstract text available
    Text: TMS320C31, TMS320LC31 DIGITAL SIGNAL PROCESSORS SPRS035B - MARCH 1996 - REVISED JANUARY 1999 D High-Performance Floating-Point Digital D D D D D Signal Processor DSP : - TMS320C31-80 (5 V) 25-ns Instruction Cycle Time 440 MOPS, 80 MFLOPS, 40 MIPS - TMS320C31-60 (5 V)


    Original     		TMS320C31, TMS320LC31 SPRS035B TMS320C31-80 25-ns TMS320C31-60 33-ns TMS320C31-50 40-ns TMS320C31-40 PDF

    Untitled

    Abstract: No abstract text available
    Text: TMS320C31, TMS320LC31 DIGITAL SIGNAL PROCESSORS SPRS035B - MARCH 1996 - REVISED JANUARY 1999 D High-Performance Floating-Point Digital D D D D D Signal Processor DSP : - TMS320C31-80 (5 V) 25-ns Instruction Cycle Time 440 MOPS, 80 MFLOPS, 40 MIPS - TMS320C31-60 (5 V)


    Original     		TMS320C31, TMS320LC31 SPRS035B TMS320C31-80 25-ns TMS320C31-60 33-ns TMS320C31-50 40-ns TMS320C31-40 PDF

    p5A MARKING

    Abstract: No abstract text available
    Text: TMS320C31, TMS320LC31 DIGITAL SIGNAL PROCESSORS SPRS035B - MARCH 1996 - REVISED JANUARY 1999 D High-Performance Floating-Point Digital D D D D D Signal Processor DSP : - TMS320C31-80 (5 V) 25-ns Instruction Cycle Time 440 MOPS, 80 MFLOPS, 40 MIPS - TMS320C31-60 (5 V)


    Original     		TMS320C31, TMS320LC31 SPRS035B TMS320C31-80 25-ns TMS320C31-60 33-ns TMS320C31-50 40-ns TMS320C31-40 p5A MARKING PDF

    NEC 32bit Processor

    Abstract: No abstract text available
    Text: VR 4310 64-Bit MIPS RISC Microprocessor for Windows CE Product Brief Description February 1998 The 64-bit V r431 0 pPD30210 RISC microprocessor is one of NEC’s V r Series™ families supporting Windows CE-based embedded consumer applications. Designed


    OCR Scan     		64-Bit Vr4310 uPD30210 r4310 28-micron NEC 32bit Processor PDF

    Untitled

    Abstract: No abstract text available
    Text: TMS320C31, TMS320LC31 DIGITAL SIGNAL PROCESSORS SPRS035B - MARCH 1996 - REVISED JANUARY 1999 D High-Performance Floating-Point Digital D D D D D Signal Processor DSP : - TMS320C31-80 (5 V) 25-ns Instruction Cycle Time 440 MOPS, 80 MFLOPS, 40 MIPS - TMS320C31-60 (5 V)


    Original     		TMS320C31, TMS320LC31 SPRS035B TMS320C31-80 25-ns TMS320C31-60 33-ns TMS320C31-50 40-ns TMS320C31-40 PDF

    Untitled

    Abstract: No abstract text available
    Text: TMS320C31, TMS320LC31 DIGITAL SIGNAL PROCESSORS SPRS035B - MARCH 1996 - REVISED JANUARY 1999 D High-Performance Floating-Point Digital D D D D D Signal Processor DSP : - TMS320C31-80 (5 V) 25-ns Instruction Cycle Time 440 MOPS, 80 MFLOPS, 40 MIPS - TMS320C31-60 (5 V)


    Original     		TMS320C31, TMS320LC31 SPRS035B TMS320C31-80 25-ns TMS320C31-60 33-ns TMS320C31-50 40-ns TMS320C31-40 PDF