MIF2012 Search Results
MIF2012 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: 256K x 72 SSRAM Multi-Chip Package Optimum Density and Performance in One Package WEDPY256K72V-XBX* • Designed as L2 Cache for advanced processors see other side for typical application block diagram Performance Features AR Y Fast clock speeds: 200, 166, 150, 133 and 100MHz |
Original |
WEDPY256K72V-XBX* 100MHz WEDPY256K72V MIF2012 | |
|
Contextual Info: 256K x 72 SSRAM Multi-Chip Package Optimum Density and Performance in One Package WEDPY256K72V-XBX* • Designed as L2 Cache for advanced processors see other side for typical application block diagram Fast clock speeds: 200, 166, 150, 133 and 100MHz High performance 2-1-1-1 access rate |
Original |
WEDPY256K72V-XBX* 100MHz 256KX72pkgdim WEDPY256K72V MIF2012 | |
WEDPY256K72V-XBXContextual Info: 256K x 72 SSRAM Multi-Chip Package Optimum Density and Performance in One Package WEDPY256K72V-XBX* Designed as L2 Cache for advanced processors see other side for typical application block diagram Performance Features • Fast clock speeds: 200, 166, 150, 133 and 100MHz |
Original |
WEDPY256K72V-XBX* 100MHz 200mm2 560mm2 308mm WEDPY256K72V MIF2012 WEDPY256K72V-XBX | |
|
Contextual Info: 256K x 72 SSRAM Multi-Chip Package ▼ Optimum Density and Performance in One Package WEDPY256K72V-XBX* Designed as L2 Cache for advanced processors see other sidefor typical application block diagram Performance Features • • • • • • • • |
Original |
WEDPY256K72V-XBX* 100MHz 256KX72sbd WEDPY256K72V MIF2012 | |
|
Contextual Info: 256K x 72 SSRAM Multi-Chip Package Optimum Density and Performance in One Package WEDPY256K72V-XBX* Designed as L2 Cache for advanced processors see other side for typical application block diagram Performance Features • Fast clock speeds: 200, 166, 150, 133 and 100MHz |
Original |
WEDPY256K72V-XBX* 100MHz 200mm2 560mm2 308mm WEDPY256K72V MIF2012 | |
WEDPY256K72V-XBXContextual Info: 256K x 72 SSRAM Multi-Chip Package Optimum Density and Performance in One Package WEDPY256K72V-XBX* • Designed as L2 Cache for advanced processors see other side for typical application block diagram Performance Features • • • • • • • • |
Original |
WEDPY256K72V-XBX* 100MHz 256KX72sbd WEDPY256K72V MIF2012 WEDPY256K72V-XBX | |
WEDPY256K72V-XBXContextual Info: 256K x 72 SSRAM Multi-Chip Package Optimum Density and Performance in One Package WEDPY256K72V-XBX* • Designed as L2 Cache for advanced processors see other side for typical application block diagram Fast clock speeds: 200, 166, 150, 133 and 100MHz High performance 2-1-1-1 access rate |
Original |
WEDPY256K72V-XBX* 100MHz 256KX72pkgdim WEDPY256K72V MIF2012 WEDPY256K72V-XBX |