bms 16s
Abstract: SWBT13 UT1553BCRTM ta306
Text: UT1553 BCRTM p Register-oriented architecture to enhance FEATURES p Comprehensive MIL-STD-1553 dual-redundant Bus p p p p p programmability p DMA memory interface with 64K addressability p Internal self-test p Radiation-hardened option available for 84-lead
|
Original
|
PDF
|
UT1553
MIL-STD-1553
MIL-STD-1773
84-lead
84-pin
84lead
MIL-M-38510.
36-Lead
Packaging-10
bms 16s
SWBT13
UT1553BCRTM
ta306
|
SWBT13
Abstract: rta2 1553b rti
Text: UT1553B BCRT p Register-oriented architecture to enhance FEATURES p Comprehensive MIL-STD-1553B dual-redundant programmability p DMA memory interface with 64K addressability p Internal self-test p Remote terminal operations in ASD/ENASD-certified Bus Controller BC and Remote Terminal
|
Original
|
PDF
|
UT1553B
MIL-STD-1553B
MIL-STD-1773
84-pin
132-lead
84-lead
MIL-M-38510.
36-Lead
Packaging-10
SWBT13
rta2
1553b rti
|
fp6160
Abstract: rta2
Text: UT1553B BCRT p Register-oriented architecture to enhance FEATURES p Comprehensive MIL-STD-1553B dual-redundant programmability p DMA memory interface with 64K addressability p Internal self-test p Remote terminal operations in ASD/ENASD-certified Bus Controller BC and Remote Terminal
|
Original
|
PDF
|
UT1553B
MIL-STD-1553B
MIL-STD-1773
84-pin
132-lead
84-lead
MIL-M-38510.
36-Lead
Packaging-10
fp6160
rta2
|
marking code H02
Abstract: CHN 455 Hitachi DSA002720
Text: SH7065 Hardware Manual ADE-602-166 Rev. 1.0 8/25/99 Hitachi, Ltd. Cautions 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent, copyright, trademark, or other intellectual property rights for information contained in
|
Original
|
PDF
|
SH7065
ADE-602-166
FP-176
FP-176)
SH7065
HD6437065S
HD64F7065S
HD6437065S(
HF64F7065SF60
marking code H02
CHN 455
Hitachi DSA002720
|
STP2016
Abstract: SuperSPARC mbus 10 application STP2011 STP2016QFP mbus MCLK11 MOSC STP2012
Text: STP2016 July 1997 Clock-2 Generator System Clock Generator DATA SHEET DESCRIPTION The STP2016 Clock-2 Chip generates clock signals for components on the SBus and MBus. The MBus and SBus are used by SPARC processors, such as SuperSPARC™. The MBus is designed for multiprocessing MP , operating at
|
Original
|
PDF
|
STP2016
STP2016
64-bit
PQFP100
100-Pin
STP2016QFP
SuperSPARC
mbus 10 application
STP2011
STP2016QFP
mbus
MCLK11
MOSC
STP2012
|
BCRT-30
Abstract: 12MHZ 1553B UT1553B MIL-STD-1553B D1398
Text: UT1553B BCRT ❐ DMA or pseudo-dual-port memory interface with FEATURES ❐ Comprehensive MIL-STD-1553B dual-redundant ❐ ❐ ❐ ❐ 64K addressability ❐ Internal wraparound self-test ❐ Time tagging and message logging in RT mode ❐ Packaged in 84-pin pingrid array, 84-lead flatpack, or
|
Original
|
PDF
|
UT1553B
MIL-STD-1553B
84-pin
84-lead
84-pad
MIL-M-38510.
36-Lead
Packaging-10
XLN-589
BCRT-30
12MHZ
1553B
D1398
|
F10116
Abstract: rta2 12MHZ UT1553B mil-std-1553b SPECIFICATION BCRT-26 mil std 1553b MIL-STD-1773 UTMC
Text: UT1553B BCRT p Register-oriented architecture to enhance FEATURES p Comprehensive MIL-STD-1553B dual-redundant programmability p DMA memory interface with 64K addressability p Internal self-test p Remote terminal operations in ASD/ENASD-certified Bus Controller BC and Remote Terminal
|
Original
|
PDF
|
UT1553B
MIL-STD-1553B
MIL-STD-1773
84-pin
132-lead
84-lead
84pin
F10116
rta2
12MHZ
mil-std-1553b SPECIFICATION
BCRT-26
mil std 1553b
UTMC
|
LQFP28
Abstract: ed1321 AS1 P25 ATR2740 BGA121 D232 LQFP128 analog devices AD DAB I2111 dab circuitry
Text: Features • Highly Integrated Digital Device for DAB Receivers Eureka 147 • Utilizes the ARM7TDMI Core • • • • • • • • • • • • • • • – High-performance 32-bit RISC Architecture – High-density 16-bit Instruction Set
|
Original
|
PDF
|
32-bit
16-bit
128-kByte
4816AS
LQFP28
ed1321
AS1 P25
ATR2740
BGA121
D232
LQFP128
analog devices AD DAB
I2111
dab circuitry
|
A3818
Abstract: A5232 A5690 UT1553 McDonnell standards 1553L
Text: UT1553 BCRTMP ❐ ❐ ❐ ❐ FEATURES Time tagging and message logging in RT mode Packaged in 144-pin pingrid array, 132-lead flatpack Low-power CMOS technology Full military operating temperature range, -55°C to +125°C, screened to the specific test methods listed
|
Original
|
PDF
|
UT1553
144-pin
132-lead
MIL-STD-883,
MIL-STD-1553A,
MIL-STD-1553B,
A3818,
A5232,
A5690,
SP-G-151A
A3818
A5232
A5690
McDonnell standards
1553L
|
BOSCH 30535
Abstract: MPC5121ERM sis 645 mpc5121 MPC5121e BOSCH ME 7.4.7 ntc 5D-13 PowerVR MBX PowerVR MBX Lite TI000
Text: MPC5121e Microcontroller Reference Manual Devices Supported: MPC5121e MPC5123 Document Number: MPC5121ERM Rev. 3 10/2008 How to Reach Us: Home Page: www.freescale.com E-mail: support@freescale.com USA/Europe or Locations Not Listed: Freescale Semiconductor
|
Original
|
PDF
|
MPC5121e
MPC5121e
MPC5123
MPC5121ERM
CH370
RGBa888
512/Fpixel
RGB565
1024/Fpixel
75MHz,
BOSCH 30535
MPC5121ERM
sis 645
mpc5121
BOSCH ME 7.4.7
ntc 5D-13
PowerVR MBX
PowerVR MBX Lite
TI000
|
Hitachi DSA00276
Abstract: chn 526
Text: Hitachi SuperH RISC engine SH7065 Hardware Manual ADE-602-166B Rev. 3.0 3/22/2001 Hitachi, Ltd. Cautions 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent, copyright, trademark, or other intellectual property rights for information contained in
|
Original
|
PDF
|
SH7065
ADE-602-166B
FP-176
FP-176)
SH7065
Hitachi DSA00276
chn 526
|
hd6437065a
Abstract: CHN T4 1060 HC00A MSTAR SH7065F SH7000 SH7065 SH7065A japan servo co DME 10PE1
Text: To our customers, Old Company Name in Catalogs and Other Documents On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid
|
Original
|
PDF
|
SH7065
REJ09B0332-0500
hd6437065a
CHN T4 1060
HC00A
MSTAR
SH7065F
SH7000
SH7065
SH7065A
japan servo co DME
10PE1
|
CHN 703
Abstract: hd6437065a 8062 115c CHN 618 chn 637 chn 808 diode sy 166 850 nm LED TAD32 SH2-DSP programming manual
Text: SH7065 Hardware Manual ADE-602-166A Rev. 2.0 6/23/2000 Hitachi, Ltd. Cautions 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent, copyright, trademark, or other intellectual property rights for information contained in
|
Original
|
PDF
|
SH7065
ADE-602-166A
FP-176)
FP-176
SH7065
CHN 703
hd6437065a
8062 115c
CHN 618
chn 637
chn 808
diode sy 166
850 nm LED
TAD32
SH2-DSP programming manual
|
UT1553BCRTM
Abstract: 265u 11TA31 UT1553 UT1553B rta2
Text: UT1553 BCRTM ❐ DMA or pseudo-dual-port memory interface with FEATURES ❐ Comprehensive MIL-STD-1553 dual-redundant Bus ❐ ❐ ❐ ❐ 64K addressability ❐ Internal wraparound self-test ❐ Time tagging and message logging in RT and M modes ❐ Packaged in 84-pin pingrid array, 84-lead flatpack, or
|
Original
|
PDF
|
UT1553
MIL-STD-1553
84-pin
84-lead
84-pad
MIL-M-38510.
36-Lead
Packaging-10
XLN-589
UT1553BCRTM
265u
11TA31
UT1553B
rta2
|
|
|
cmo 765
Abstract: SH2-DSP programming manual j 5804 SH7065f CHN T4 1060 HD6437065A ceramic resonator CDB c28 CHN 623 Diodes dmx servo pd26 do 214
Text: REJ09B0332-0500 The revision list can be viewed directly by clicking the title page. The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text. SH7065 32 Hardware Manual Renesas 32-Bit RISC Microcomputer
|
Original
|
PDF
|
REJ09B0332-0500
SH7065
32-Bit
Family/SH7000
HD6437065A
HD64F7065SF
HD64F7065AF
cmo 765
SH2-DSP programming manual
j 5804
SH7065f
CHN T4 1060
HD6437065A
ceramic resonator CDB c28
CHN 623 Diodes
dmx servo
pd26 do 214
|
msi motherboard circuit diagram
Abstract: MSI MOTHERBOARD schematic diagram MSI MOTHERBOARD SERVICE MANUAL amd MOTHERBOARD SERVICE MANUAL L64811 circuit diagram of msi motherboard MOTHERBOARD msi CIRCUIT diagram intel D102 motherboard sparkit-40 l64863
Text: • 5304A04 LSI LOGIC 0013137 531 El LLC 53D4AD4 001313A 47fl LLC LSI Logic has derived the material in this manual, which describes the L64863 Clock Chip, from documents provided by Sun Microsystems, Inc. The chip described in this manual is guaranteed to function as described only when
|
OCR Scan
|
PDF
|
5304A04
53D4AD4
01313A
L64863
SparKIT-40/SS
D-102
msi motherboard circuit diagram
MSI MOTHERBOARD schematic diagram
MSI MOTHERBOARD SERVICE MANUAL
amd MOTHERBOARD SERVICE MANUAL
L64811
circuit diagram of msi motherboard
MOTHERBOARD msi CIRCUIT diagram
intel D102 motherboard
sparkit-40
|
mbus 10 application
Abstract: STP2012 TP2018
Text: S un M icroelectronics July 1997 Clock-2 Generator DATA SHEET System Clock Generator D e s c r ip t io n The STP2016 Clock-2 Chip generates clock signals for components on the SBus and MBus. The MBus and SBus are used by SPARC processors, such as SuperSPARC™. The MBus is designed for multiprocessing
|
OCR Scan
|
PDF
|
STP2016
64-bit
MCLK10
88S88g88
8S3885B
100-Pin
mbus 10 application
STP2012
TP2018
|
STP201
Abstract: No abstract text available
Text: SPA RC T echrdogy Business N ovem ber 1994 S T P 2016 DATA SHEET D C lo c k s G e n e ra to r escription The STP2016 Clock-2 Chip generates clock signals for components on the SBus and MBus. The MBus and SBus are used by SPARC processors, such as SuperSPARC™. The MBus is designed for multi
|
OCR Scan
|
PDF
|
STP2016
64-bit
STB3DS13-1-894
STP201
|
CSI 2702 alarm
Abstract: MR891 AC supply Terminal Consist of OTTA 6 SBC24 stk 077 amplifier
Text: R O C K W E L L S E M I C O N D U C T O R S Y S T E M S RS8398 Octal T l/El Framer PROVIDING HIGH SPEED MULTIMEDIA CONNECTIONS Advance Information This document contains information on a product under development. The parametric information contains target parameters that are subject to change.
|
OCR Scan
|
PDF
|
RS8398
RS8398
CSI 2702 alarm
MR891
AC supply Terminal Consist of OTTA 6
SBC24
stk 077 amplifier
|
BT8370KPF
Abstract: BT8370 Bt8370EVM MC68302 user
Text: Fully I n t e g r a t e d T l / E l F r a me r and Line I n t e r f a c e R O C K S00266 N8370DSE July 1 ,1 9 9 9 C O N E X A N T What's next in communications technologies C O M C X A N T B t8 3 7 0 /8 3 7 5 /8 3 7 6 Fully Integrated T l/E l Framer and Line Interface
|
OCR Scan
|
PDF
|
S00266
N8370DSE
Bt8370/8375/8376
Bt8370
Bt8375
Bt8376
BT8370KPF
Bt8370EVM
MC68302 user
|
TI 046 fRam
Abstract: No abstract text available
Text: C O N E X A N T BI8370/8375/8376 Fully Integrated T l/E l Framer and Line Interface The Bt8370/8375/8376 is a family of single chip transceivers for T1/E1 and Integrated Service Digital Network ISDN primary rate interfaces, operating at 1.544 Mbps or 2.048 Mbps. These devices combine a sophisticated framer, transmit and receive slip
|
OCR Scan
|
PDF
|
BI8370/8375/8376
Bt8370/8375/8376
Bt8370
Bt8375
Bt8376
7A11Q73
Q037bb2
N8370DSE
Bt8370/8375/8376
TI 046 fRam
|
Untitled
Abstract: No abstract text available
Text: ART Product Specification Sheet 1053N2 Initial Use dacs iv, dDM2000 Multiplexer Description 88 64 The 1053N2/409BP Multiplexer is designed for the DACS IV and DDM2000 digital multiplexer systems. In the DACS IV application, it provides a 27.8 MHz interface between 14 DSi rate signals and the DS1
|
OCR Scan
|
PDF
|
1053N2
1053N2/409BP
DDM2000
25DCKSBY
25DDATSB
25DCKSRV
25DDATSR
CK15PI
MCLK14PI
|
sbi4.2
Abstract: sf 128d CSI 2702 alarm Technical Product RBS 3106 rbs 3106 Technical Product lm 398- SAMPLE AND HOLD siemens fl 232 v7 RBS 3106 CN8394KTF ETS300
Text: Preliminary Information This document contains information on a product under development. The parametric information contains target parameters that are subject to change. C O N E X A N T ' CN 8394/8395/8398 Quad/xl 6/Octal—T1/E1/J1 Framers The CN8394/8395/8398 is a family of single chip multiple framers for T1/E1/J1 and
|
OCR Scan
|
PDF
|
CN8394/8395/8398
N8398ER1A
N8398DSC
7A11Q73
sbi4.2
sf 128d
CSI 2702 alarm
Technical Product RBS 3106
rbs 3106 Technical Product
lm 398- SAMPLE AND HOLD
siemens fl 232 v7
RBS 3106
CN8394KTF
ETS300
|
Untitled
Abstract: No abstract text available
Text: STP2016 S un M ic r o e l e c t r o n ic s J u ly 1 9 9 7 Clock-2 Generator System Clock Generator DATA SHEET D e s c r ip t io n The STP2016 Clock-2 Chip generates clock signals for com ponents on the SBus and MBus. The M Bus and SBus are used by SPARC processors, such as SuperSPARC™. The M Bus is designed for multiprocessing
|
OCR Scan
|
PDF
|
STP2016
STP2016
64-bit
100-Pin
TP2016Q
|