Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    LVDS STANDARD 20 PIN Search Results

    LVDS STANDARD 20 PIN Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    DE6B3KJ151KA4BE01J Murata Manufacturing Co Ltd Safety Standard Certified Lead Type Disc Ceramic Capacitors for Automotive Visit Murata Manufacturing Co Ltd
    DE6B3KJ471KB4BE01J Murata Manufacturing Co Ltd Safety Standard Certified Lead Type Disc Ceramic Capacitors for Automotive Visit Murata Manufacturing Co Ltd
    DE6E3KJ152MN4A Murata Manufacturing Co Ltd Safety Standard Certified Lead Type Disc Ceramic Capacitors for Automotive Visit Murata Manufacturing Co Ltd
    DE6B3KJ101KA4BE01J Murata Manufacturing Co Ltd Safety Standard Certified Lead Type Disc Ceramic Capacitors for Automotive Visit Murata Manufacturing Co Ltd
    DE6B3KJ331KB4BE01J Murata Manufacturing Co Ltd Safety Standard Certified Lead Type Disc Ceramic Capacitors for Automotive Visit Murata Manufacturing Co Ltd

    LVDS STANDARD 20 PIN Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: CCLD-054X-20-622.080 LVDS Clock Oscillator 5x7mm SMD, 3.3V Model CCLD-054X is a 662.080MHz LVDS Clock Oscillator operating at 3.3Volts. Enable/Disable function used for system testing is offered as a standard feature. Operating Temperature is from -40°C to +85°C with


    Original
    PDF CCLD-054X-20-622 CCLD-054X 080MHz 20ppm 27-Jan-10

    Untitled

    Abstract: No abstract text available
    Text: CCLD-054X-20-622.080 LVDS Clock Oscillator 5x7mm SMD, 3.3V Model CCLD-054X is a 622.080 MHz LVDS Clock Oscillator operating at 3.3Volts. Enable/Disable function used for system testing is offered as a standard feature. Operating Temperature is from -40°C to +85°C with


    Original
    PDF CCLD-054X-20-622 CCLD-054X 20ppm 07-May-12

    "Audio Amplifier"

    Abstract: No abstract text available
    Text: EB-1550 ETX Backplane USB2.0 CF 20-pin Power In Serial Port USB2.0 Reset Button LVDS CRT RJ-45 Speaker R Single Board Computer PCI Slot Speaker L PS/2 KB/MS IDE Audio ETX Backplane Specifications *PCI Slot: Standard PCI slot x 1 *LVDS Panel: Supports 24-bit single channel/48-bit dual


    Original
    PDF EB-1550 20-pin RJ-45 24-bit channel/48-bit RJ-45 RS-232 RS-232/422/485 "Audio Amplifier"

    Untitled

    Abstract: No abstract text available
    Text: LVDS VCXO SMD-version 2,5 / 3,3V KXO-V63 model frequency range frequency stability incl. temperature stability input voltage and load stability, aging. at -20° ~ +70°C at -40° ~ +85°C 27,0 ~ 700,0 MHz ±25 ppm ~ ±100 ppm ±25 ppm ~ ±100 ppm standard -20° ~ +70°C


    Original
    PDF KXO-V63 KXO-V63T) 400ps 850ps 12kHz 20MHz)

    Untitled

    Abstract: No abstract text available
    Text: Standard Products UT200SpWPHY01 SpaceWire Physical Layer Transceiver Advanced Datasheet April 20, 2006 INTRODUCTION FEATURES ‰ 2-bit Serializer/Deserializer SerDes functionality ‰ LVDS physical layer ‰ Data rates to 200 Mbits/sec ‰ Data/Strobe transmit skew <500pS


    Original
    PDF UT200SpWPHY01 500pS MIL-STD-883 28-pin

    Untitled

    Abstract: No abstract text available
    Text: LVDS VCXO SMD-version frequency range frequency stability incl. temperature stability input voltage and load stability, aging. at -20° ~ +70°C at -40° ~ +85°C 27,0 ~ 700,0 MHz ±25 ppm ~ ±100 ppm ±25 ppm ~ ±100 ppm standard -20° ~ +70°C available -40° ~ +85°C =KXO-V63T


    Original
    PDF KXO-V63T) 400ps 850ps 12kHz 20MHz) KXO-V63 2011/65/EU

    MAX9377

    Abstract: MAX9377EUA MAX9378 MAX9378EUA
    Text: 19-2846; Rev 0; 4/03 Anything-to-LVPECL/LVDS Translators with Pin-Selectable Divide-by-Four Features ♦ Guaranteed 2GHz Switching Frequency ♦ Accept LVDS/LVPECL/Anything Inputs ♦ Pin-Selectable Divide-by-Four Function ♦ 421ps typ Propagation Delays (MAX9377)


    Original
    PDF 421ps MAX9377) 100mV MAX9377EUA MAX9378EUA* MAX9377/MAX9378 MAX9377 MAX9377EUA MAX9378 MAX9378EUA

    MAX9378

    Abstract: MAX9377 MAX9377EUA MAX9378EUA
    Text: 19-2846; Rev 1; 7/03 Anything-to-LVPECL/LVDS Translators with Pin-Selectable Divide-by-Four Features ♦ Guaranteed 2GHz Switching Frequency ♦ Accept LVDS/LVPECL/Anything Inputs ♦ Pin-Selectable Divide-by-Four Function ♦ 421ps typ Propagation Delays (MAX9377)


    Original
    PDF 421ps MAX9377) 100mV MAX9377EUA MAX9378EUA MAX9377/MAX9378 MAX9378 MAX9377 MAX9377EUA MAX9378EUA

    Untitled

    Abstract: No abstract text available
    Text: 19-2846; Rev 1; 7/03 Anything-to-LVPECL/LVDS Translators with Pin-Selectable Divide-by-Four The MAX9377/MAX9378 accept any differential input signal within the supply rails and with minimum amplitude of 100mV. Inputs are fully compatible with the LVDS, LVPECL, HSTL, and CML differential signaling


    Original
    PDF MAX9377/MAX9378 100mV. MAX9377 MAX9378 EIA/TIA-644 MAX9377/MAX9378

    Untitled

    Abstract: No abstract text available
    Text: SN65LVDS048 LVDS QUAD DIFFERENTIAL LINE RECEIVER SLLS415A – JUNE 2000 – REVISED SEPTEMBER 2000 D D D D D D D D D D D D D D >400 Mbps 200 MHz Signaling Rates Flow-Through Pinout Simplifies PCB Layout 50 ps Channel-to-Channel Skew (Typ) 200 ps Differential Skew (Typ)


    Original
    PDF SN65LVDS048 SLLS415A TIA/EIA-644 DS90LV048A SLLU016B SN65LVDS048D SN65LVDS048DR SN65LVDS048PW SN65LVDS048PWR SN65LVDS048AD

    metal detector plans

    Abstract: SI5334A Si5334C-Axxxxx-GM JESD78 Si5334 SSTL-18 Si5334B-Axxxxx-GM SI5334D
    Text: Si5334 P I N - C ONTR OLLED A N Y - F REQUENCY, A NY - O UTPUT Q U A D C L O C K G ENERATOR Features Applications Si5334 Transparent Top View OEB  Pin Assignments VDDO0  Ordering Information: See page 24. CLK0B  CLK0A  Independent output voltage per


    Original
    PDF Si5334 24-QFN metal detector plans SI5334A Si5334C-Axxxxx-GM JESD78 Si5334 SSTL-18 Si5334B-Axxxxx-GM SI5334D

    5962 38535

    Abstract: No abstract text available
    Text: Standard Products UT54LVDS218 Deserializer Data Sheet May 24, 2002 FEATURES INTRODUCTION q q q q q 15 to 50MHz shift clock support 50% duty cycle on receiver output clock Low power consumption Cold sparing all pins Power-down mode <200µW max The UT54LVDS218 Deserializer converts the three LVDS data


    Original
    PDF UT54LVDS218 50MHz 50MHz, 48-lead 5962 38535

    54LVDS218

    Abstract: UT54LVDS218 LVDS217 marking RAD
    Text: Standard Products UT54LVDS218 Deserializer Data Sheet April, 2002 FEATURES INTRODUCTION q q q q q 15 to 75 MHz shift clock support 50% duty cycle on receiver output clock Low power consumption Cold sparing all pins Power-down mode <200µW max The UT54LVDS218 Deserializer converts the three LVDS data


    Original
    PDF UT54LVDS218 48-lead 54LVDS218 LVDS217 marking RAD

    SY58011U

    Abstract: SY58012U SY58013U SY58020U SY58021U SY58022U SY89311U SY89830U SY89831U SY89832U
    Text: www.micrel.com Precision Edge DC-to-6GHz Clock Fanout Buffers Smallest Package 16-Pin: 3mm x 3mm MLF™ 8 pin: 2mm x 2mm MLF™ Timing Solutions that Simplify Designs Highest Precision in the Industry ◆ ◆ ◆ ◆ CML Output Swing vs. Frequency Guaranteed ultra-low jitter: <10psPK-PK total jitter


    Original
    PDF 16-Pin: 10psPK-PK 110ps 800mV) 400mV) 200ps M-0091 SY58011U SY58012U SY58013U SY58020U SY58021U SY58022U SY89311U SY89830U SY89831U SY89832U

    MAX9126

    Abstract: No abstract text available
    Text: 19-1908; Rev 0; 5/01 KIT ATION EVALU E L B A AVAIL Quad LVDS Line Receivers with Integrated Termination Features ♦ Integrated Termination Eliminates Four External Resistors MAX9126 ♦ Pin Compatible with DS90LV032A ♦ Guaranteed 500Mbps Data Rate ♦ 300ps Pulse Skew (max)


    Original
    PDF MAX9126) DS90LV032A 500Mbps 300ps TIA/EIA-644 MAX9125/MAX9126 MAX9125/MAX9126 500Mbps 250MHz) MAX9126

    circuit diagram of 16-1 multiplexer design logic

    Abstract: 10GBASE-ER demultiplexer truth table GR-63-CORE STM-64 stm 64 laser diode 1550 nm
    Text: Data Sheet March 2003 CB64ER-Type 10.3 Gb/s Cooled Lightwave 300-Pin Transponder with 16-Ch. 644 Mb/s Multiplexer/Demultiplexer • ■ ■ ■ ■ ■ Features ■ ■ ■ ■ ■ ■ Supports long-reach 10GBASE-ER optical Ethernet Serial LAN-ER at data rate of 10.3125 Gb/s, with


    Original
    PDF CB64ER-Type 300-Pin 16-Ch. 10GBASE-ER 16-channel GR-63-CORE* DS03-015 DS02-349) circuit diagram of 16-1 multiplexer design logic demultiplexer truth table GR-63-CORE STM-64 stm 64 laser diode 1550 nm

    Pin TO PIN compatible maxim

    Abstract: No abstract text available
    Text: 19-1991; Rev 0; 4/01 KIT ATION EVALU E L B A AVAIL Quad LVDS Line Driver Features ♦ Pin Compatible with DS90LV031A ♦ Guaranteed 800Mbps Data Rate ♦ 250ps Maximum Pulse Skew ♦ Conforms to TIA/EIA-644 LVDS Standard ♦ Single +3.3V Supply ♦ 16-Pin TSSOP and SO Packages


    Original
    PDF DS90LV031A 800Mbps 250ps TIA/EIA-644 16-Pin MAX9124 800Mbps 400MHz) Pin TO PIN compatible maxim

    Untitled

    Abstract: No abstract text available
    Text: Standard Products UT54LVDS218 Deserializer Advanced Data Sheet October 4, 2001 FEATURES INTRODUCTION q q q q q 15 to 75 MHz shift clock support 50% duty cycle on receiver output clock Low power consumption Cold sparing all pins Power-down mode <200µW max


    Original
    PDF UT54LVDS218 48-lead

    Untitled

    Abstract: No abstract text available
    Text: Standard Products UT54LVDS218 Deserializer Advanced Data Sheet October 24, 2001 FEATURES INTRODUCTION q q q q q 15 to 75 MHz shift clock support 50% duty cycle on receiver output clock Low power consumption Cold sparing all pins Power-down mode <200µW max


    Original
    PDF UT54LVDS218 48-lead

    Untitled

    Abstract: No abstract text available
    Text: Standard Products UT54LVDS218 Deserializer Data Sheet June 24, 2002 FEATURES INTRODUCTION q q q q q 15 to 50MHz shift clock support 50% duty cycle on receiver output clock Low power consumption Cold sparing all pins Power-down mode <200µW max The UT54LVDS218 Deserializer converts the three LVDS data


    Original
    PDF UT54LVDS218 50MHz 50MHz, 48-lead

    Untitled

    Abstract: No abstract text available
    Text: 19-1927; Rev 0; 2/01 Quad LVDS Line Driver with Flow-Through Pinout Features ♦ Flow-Through Pinout Simplifies PC Board Layout Reduces Crosstalk The MAX9123 accepts four LVTTL/LVCMOS input levels and translates them to LVDS output signals. Moreover, the MAX9123 is capable of setting all four outputs to a


    Original
    PDF MAX9123 TIA/EIA-644 250ps MAX9123

    Untitled

    Abstract: No abstract text available
    Text: SCAN90004 www.ti.com SNLS182P – MAY 2005 – REVISED APRIL 2013 SCAN90004 4-Channel LVDS Buffer/Repeater with Pre-Emphasis Check for Samples: SCAN90004 FEATURES DESCRIPTION • • The SCAN90004 is a four channel 1.5 Gbps LVDS buffer/repeater. High speed data paths and flowthrough pinout minimize internal device jitter and


    Original
    PDF SCAN90004 SNLS182P SCAN90004 DS90LV004

    Untitled

    Abstract: No abstract text available
    Text: SCAN90004 www.ti.com SNLS182P – MAY 2005 – REVISED APRIL 2013 SCAN90004 4-Channel LVDS Buffer/Repeater with Pre-Emphasis Check for Samples: SCAN90004 FEATURES DESCRIPTION • • The SCAN90004 is a four channel 1.5 Gbps LVDS buffer/repeater. High speed data paths and flowthrough pinout minimize internal device jitter and


    Original
    PDF SCAN90004 SNLS182P SCAN90004 DS90LV004

    MAX9123ESE

    Abstract: No abstract text available
    Text: 19-1927; Rev 0; 2/01 Quad LVDS Line Driver with Flow-Through Pinout The MAX9123 operates from a single +3.3V supply and is specified for operation from -40°C to +85°C. It is available in 16-pin TSSOP and SO packages. Refer to the MAX9121/ MAX9122* data sheet for quad LVDS line receivers with


    Original
    PDF MAX9123 800Mbps 400MHz) MAX9123 MAX9123ESE