RGB666
Abstract: LVDS connector 40 pins DS90C124 DS90UR124 giga media converter LVDS 30 pin connector cable LVDS connector 40 pins NAME SDI SERIALIZER SWITCHING NOISE SUPPRESSION OF LVDS SERIALIZER AEC-Q100
Text: DS90UR241/DS90UR124 5-43 MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer General Description • User selectable clock edge for parallel data on both The DS90UR241/124 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream with
|
Original
|
PDF
|
DS90UR241/DS90UR124
24-Bit
DS90UR241/124
RGB666
LVDS connector 40 pins
DS90C124
DS90UR124
giga media converter
LVDS 30 pin connector cable
LVDS connector 40 pins NAME
SDI SERIALIZER
SWITCHING NOISE SUPPRESSION OF LVDS SERIALIZER
AEC-Q100
|
DS92LV16
Abstract: DS92LV16TVHG VHG80A
Text: DS92LV16 16–Bit Bus LVDS Serializer/Deserializer — 35–80MHz General Description Features The DS92LV16 Serializer/Deserializer SERDES pair transparently translates a 16–bit parallel bus into a BLVDS serial stream with embedded clock information. This single serial
|
Original
|
PDF
|
DS92LV16
80MHz
DS92LV16
16-bit,
DS92LV16TVHG
VHG80A
|
DS92LV18
Abstract: AN-1217 DS92LV16 PRBS-15
Text: DS92LV18 18-Bit Bus LVDS Serializer/Deserializer - 15-66 MHz General Description Features The DS92LV18 Serializer/Deserializer SERDES pair transparently translates a 18–bit parallel bus into a BLVDS serial stream with embedded clock information. This single serial
|
Original
|
PDF
|
DS92LV18
18-Bit
DS92LV18
18-bit,
AN-1217
DS92LV16
PRBS-15
|
AN-1217
Abstract: DS92LV16 DS92LV16TVHG VHG80A
Text: DS92LV16 16-Bit Bus LVDS Serializer/Deserializer - 25 - 80 MHz General Description Features The DS92LV16 Serializer/Deserializer SERDES pair transparently translates a 16–bit parallel bus into a BLVDS serial stream with embedded clock information. This single serial
|
Original
|
PDF
|
DS92LV16
16-Bit
DS92LV16
16-bit,
AN-1217
DS92LV16TVHG
VHG80A
|
AEC-Q100
Abstract: DS90UR241IVS DS90UR241QVS DS90UR241QVSX RGB666 DS90C124
Text: October 5, 2011 5-43 MHz DC-Balanced 24-Bit FPD-Link II Serializer and Deserializer Chipset General Description The DS90UR241/124 Chipset translates a 24-bit parallel bus into a fully transparent data/control FPD-Link II LVDS serial stream with embedded clock information. This chipset is ideally suited for driving graphical data to displays requiring 18bit color depth - RGB666 + HS, VS, DE + 3 additional general
|
Original
|
PDF
|
24-Bit
DS90UR241/124
18bit
RGB666
DS90UR241/124ational
AEC-Q100
DS90UR241IVS
DS90UR241QVS
DS90UR241QVSX
RGB666
DS90C124
|
DS92LV18
Abstract: No abstract text available
Text: DS92LV18 18-Bit Bus LVDS Serializer/Deserializer - 15-66 MHz General Description Features The DS92LV18 Serializer/Deserializer SERDES pair transparently translates a 18–bit parallel bus into a BLVDS serial stream with embedded clock information. This single serial
|
Original
|
PDF
|
DS92LV18
18-Bit
18-bit,
|
DS90UR241IVS
Abstract: DS90UR241QVS DS90UR241QVSX RGB666 AEC-Q100 DS90C124
Text: September 4, 2009 5-43 MHz DC-Balanced 24-Bit FPD-Link II Serializer and Deserializer Chipset General Description The DS90UR241/124 Chipset translates a 24-bit parallel bus into a fully transparent data/control FPD-Link II LVDS serial stream with embedded clock information. This chipset is ideally suited for driving graphical data to displays requiring 18bit color depth - RGB666 + HS, VS, DE + 3 additional general
|
Original
|
PDF
|
24-Bit
DS90UR241/124
18bit
RGB666
DS90UR241/1ational
DS90UR241IVS
DS90UR241QVS
DS90UR241QVSX
RGB666
AEC-Q100
DS90C124
|
DS90C124
Abstract: AEC-Q100 AN-1217 DS90C241 DS90UR124 DS90UR241 ISO10605
Text: DS90UR241/DS90UR124 5-43 MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer General Description • User selectable clock edge for parallel data on both The DS90UR241/124 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream with
|
Original
|
PDF
|
DS90UR241/DS90UR124
24-Bit
DS90UR241/124
DS90C124
AEC-Q100
AN-1217
DS90C241
DS90UR124
DS90UR241
ISO10605
|
DS90C124
Abstract: No abstract text available
Text: DS90UR241/DS90UR124 5-43 MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer General Description • User selectable clock edge for parallel data on both The DS90UR241/124 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream with
|
Original
|
PDF
|
DS90UR241/DS90UR124
24-Bit
DS90UR241/124
DS90C124
|
DS90C124
Abstract: No abstract text available
Text: DS90UR241/DS90UR124 5-43 MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer General Description • User selectable clock edge for parallel data on both The DS90UR241/124 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream with
|
Original
|
PDF
|
DS90UR241/DS90UR124
24-Bit
DS90UR241/124
DS90C124
|
DS92LV18
Abstract: AN-1217 DS92LV16 PRBS-15
Text: DS92LV18 18-Bit Bus LVDS Serializer/Deserializer - 15-66 MHz General Description Features The DS92LV18 Serializer/Deserializer SERDES pair transparently translates a 18–bit parallel bus into a BLVDS serial stream with embedded clock information. This single serial
|
Original
|
PDF
|
DS92LV18
18-Bit
DS92LV18
18-bit,
CSP-9-111S2)
AN-1217
DS92LV16
PRBS-15
|
second order low pass filter
Abstract: RGB666 DS90C124
Text: DS90UR241/DS90UR124 5-43 MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer General Description • User selectable clock edge for parallel data on both The DS90UR241/124 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream with
|
Original
|
PDF
|
DS90UR241/DS90UR124
24-Bit
DS90UR241/124
second order low pass filter
RGB666
DS90C124
|
DS90C124
Abstract: AEC-Q100 AN-1108 AN-1217 DS90C241 ISO10605 RGB666
Text: DS90C241/DS90C124 5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer General Description • User selectable clock edge for parallel data on both The DS90C241/DS90C124 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream
|
Original
|
PDF
|
DS90C241/DS90C124
5-35MHz
24-Bit
DS90C241/DS90C124
DS90C124
AEC-Q100
AN-1108
AN-1217
DS90C241
ISO10605
RGB666
|
DS90C124
Abstract: AEC-Q100 AN-1217 DS90UR124 DS90UR241 ISO10605
Text: DS90UR241/DS90UR124 5-43 MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer General Description • User selectable clock edge for parallel data on both The DS90UR241/124 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream with
|
Original
|
PDF
|
DS90UR241/DS90UR124
24-Bit
DS90UR241/124
DS90C124
AEC-Q100
AN-1217
DS90UR124
DS90UR241
ISO10605
|
|
DS90C124
Abstract: AEC-Q100 AN-1108 AN-1217 DS90C241 ISO10605 RGB666
Text: DS90C241/DS90C124 5-35MHz DC-Balanced 24-Bit FPD-Link II Serializer and Deserializer General Description • User selectable clock edge for parallel data on both The DS90C241/DS90C124 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream
|
Original
|
PDF
|
DS90C241/DS90C124
5-35MHz
24-Bit
DS90C241/DS90C124
DS90C124
AEC-Q100
AN-1108
AN-1217
DS90C241
ISO10605
RGB666
|
DS90C124
Abstract: No abstract text available
Text: DS90C241/DS90C124 5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer General Description • User selectable clock edge for parallel data on both The DS90C241/DS90C124 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream
|
Original
|
PDF
|
DS90C241/DS90C124
5-35MHz
24-Bit
DS90C124
|
DS90C124
Abstract: VBC48A AEC-Q100 AN-1108 AN-1217 DS90C241 ISO10605 RGB666
Text: DS90C241/DS90C124 5-35MHz DC-Balanced 24-Bit FPD-Link II Serializer and Deserializer General Description • User selectable clock edge for parallel data on both The DS90C241/DS90C124 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream
|
Original
|
PDF
|
DS90C241/DS90C124
5-35MHz
24-Bit
DS90C241/DS90C124
DS90C124
VBC48A
AEC-Q100
AN-1108
AN-1217
DS90C241
ISO10605
RGB666
|
Untitled
Abstract: No abstract text available
Text: DS92LV16 DS92LV16 16-Bit Bus LVDS Serializer/Deserializer - 25 - 80 MHz Literature Number: SNLS138G DS92LV16 16-Bit Bus LVDS Serializer/Deserializer - 25 - 80 MHz General Description Features The DS92LV16 Serializer/Deserializer SERDES pair transparently translates a 16–bit parallel bus into a BLVDS serial
|
Original
|
PDF
|
DS92LV16
DS92LV16
16-Bit
SNLS138G
DS92LV1616-Bit
16-bit,
|
DS92LV18
Abstract: 2003120 ds92lv18tvv
Text: DS92LV18 DS92LV18 18-Bit Bus LVDS Serializer/Deserializer - 15-66 MHz Literature Number: SNLS156D DS92LV18 18-Bit Bus LVDS Serializer/Deserializer - 15-66 MHz General Description Features The DS92LV18 Serializer/Deserializer SERDES pair transparently translates a 18–bit parallel bus into a BLVDS serial
|
Original
|
PDF
|
DS92LV18
DS92LV18
18-Bit
SNLS156D
18-bit,
2003120
ds92lv18tvv
|
Untitled
Abstract: No abstract text available
Text: DS92LV18 DS92LV18 18-Bit Bus LVDS Serializer/Deserializer - 15-66 MHz Literature Number: SNLS156D DS92LV18 18-Bit Bus LVDS Serializer/Deserializer - 15-66 MHz General Description Features The DS92LV18 Serializer/Deserializer SERDES pair transparently translates a 18–bit parallel bus into a BLVDS serial
|
Original
|
PDF
|
DS92LV18
DS92LV18
18-Bit
SNLS156D
18-bit,
|
DS90C124
Abstract: No abstract text available
Text: DS90UR124,DS90UR241 DS90UR241Q DS90UR124Q 5-43 MHz DC-Balanced 24-Bit FPD-Link II Serializer and Deserializer Chipset Literature Number: SNLS231M October 5, 2011 5-43 MHz DC-Balanced 24-Bit FPD-Link II Serializer and Deserializer Chipset General Description
|
Original
|
PDF
|
DS90UR124
DS90UR241
DS90UR241Q
DS90UR124Q
24-Bit
SNLS231M
DS90UR241Q/DS90UR124Q
DS90UR124Q
DS90C124
|
DS90C124
Abstract: AEC-Q100 AN-1108 AN-1217 DS90C241 ISO10605 RGB666 DS90C241IVS48
Text: DS90C241/DS90C124 5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer General Description • User selectable clock edge for parallel data on both The DS90C241/DS90C124 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream
|
Original
|
PDF
|
DS90C241/DS90C124
5-35MHz
24-Bit
DS90C241/DS90C124
DS90C124
AEC-Q100
AN-1108
AN-1217
DS90C241
ISO10605
RGB666
DS90C241IVS48
|
b10a1
Abstract: 528G
Text: DS92LV8028 Eight Channel 10:1 Serializer General Description Features The DS92LV8028 integrates eight serializer devices into a single chip. The DS92LV8028 can simultaneously serialize up to eight 10-bit data streams. The 10-bit parallel inputs are LVTTL signal levels. The serialized outputs are LVDS signals
|
Original
|
PDF
|
DS92LV8028
10-bit
740mW
b10a1
528G
|
Untitled
Abstract: No abstract text available
Text: November 2001 DS92LV8028 8 Channel 10:1 Serializer General Description Features The DS92LV8028 integrates eight serializer devices into a single chip. The DS92LV8028 can simultaneously serialize up to eight 10-bit data streams. The 10-bit parallel inputs are
|
Original
|
PDF
|
DS92LV80288
DS92LV8028
10-bit
740mW
|