LSI SERIAL CABLE Search Results
LSI SERIAL CABLE Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
CS-SATDRIVEX2-000.5 |
![]() |
Amphenol CS-SATDRIVEX2-000.5 Serial ATA Extension Cable - SATA II Drive Extension Cable with Power (6.0 Gbps) 0.5m | Datasheet | ||
CS-SATDRIVEX2-001 |
![]() |
Amphenol CS-SATDRIVEX2-001 Serial ATA Extension Cable - SATA II Drive Extension Cable with Power (6.0 Gbps) 1m | Datasheet | ||
CS-SATDRIVEX2-002 |
![]() |
Amphenol CS-SATDRIVEX2-002 Serial ATA Extension Cable - SATA II Drive Extension Cable with Power (6.0 Gbps) 2m | Datasheet | ||
CS-USBAA00000-003 |
![]() |
Amphenol CS-USBAA00000-003 Molded USB 2.0 Cable - Type A-A 3m | Datasheet | ||
CS-USBAA00000-001 |
![]() |
Amphenol CS-USBAA00000-001 Molded USB 2.0 Cable - Type A-A 1m | Datasheet |
LSI SERIAL CABLE Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
TSDA70
Abstract: cip 8e
|
Original |
MB86617 IEEE1394 MB86617 3300pF TSDA70 cip 8e | |
MB86617AContextual Info: LSI Specification MB86617A IEEE1394 Serial Bus Controller for DTV MB86617A LSI Specification Rev. 1.0 Rev.1.0 August 16, 2001 i Fujitsu VLSI LSI Specification MB86617A Contents CHAPTER 1 OVERVIEW .1 |
Original |
MB86617A IEEE1394 3300pF MB86617A | |
BU19502KV
Abstract: BU19502 XTAL 25MHz ata ide 2.5 3.5 adapter hdd block diagram of DVD TQFP64 VQFP64 ata commands BU195
|
Original |
BU19502KV BU19502 BU19502KV BU19502 XTAL 25MHz ata ide 2.5 3.5 adapter hdd block diagram of DVD TQFP64 VQFP64 ata commands BU195 | |
tpa 127
Abstract: 100-PIN 120-PIN MB86615 P1394 S100 rop 101
|
Original |
MB86615 MB86615 IEEE1394 P1394; 100-PIN FPT-100P-M05) tpa 127 120-PIN P1394 S100 rop 101 | |
MB86611A
Abstract: 100-PIN P1394 S100
|
Original |
MB86611A MB86611A IEEE1394 P1394; 100-PIN FPT-100P-M05) P1394 S100 | |
Wireless USB Hub
Abstract: PD720180A circuit diagram for wireless printer system usb2.0 hub USB specification cycle usb2 hub circuit diagram of wireless system wireless USB four port usb hub circuit diagram
|
Original |
PD720180A PD720180A 40her ISG-YD1-000056 Wireless USB Hub circuit diagram for wireless printer system usb2.0 hub USB specification cycle usb2 hub circuit diagram of wireless system wireless USB four port usb hub circuit diagram | |
uPD720180
Abstract: AES128 circuit diagram for wireless printer system AES-128 PD720180 usb2.0 hub Wireless USB Hub wireless USB Universal Serial Bus usb hub circuit diagram
|
Original |
PD720180 PD720180 uPD720180 AES128 circuit diagram for wireless printer system AES-128 usb2.0 hub Wireless USB Hub wireless USB Universal Serial Bus usb hub circuit diagram | |
Contextual Info: LSI LOGIC 80C24 AutoDUPLEX CMOS Ethernet Interface Adapter 96345 This document is an LSI Logic document. Any reference to SEEQ Technology should be considered LSI Logic. Functional Features • Low Power CMOS Technology Ethernet Serial Interface Adapter with Integrated Manchester |
OCR Scan |
80C24 10Base-T 80C24 10Bas 004inches. MD400119/J 44-Pin | |
DARHContextual Info: - PRELIMINARY - November 1998 Edition 1.0 = f u j Ît s u DATA SHEET - M B86615 IEEE 1394 Serial Bus Controller D V -o ve r-1394 DESCRIPTION Fujitsu MB86615 is a high performance 1394 Serial Bus Controller LSI conforming to IEEE1394 standard draft (P1394; Rev.8.0 ver. 2). This controller LSI has one 1394 cable |
OCR Scan |
B86615 r-1394) MB86615 IEEE1394 P1394; MB86615 FPT-100P-M05 QFP100-P-1414-1 DARH | |
LSI Logic ASIC
Abstract: USB Hub LSI coreware library USB PANEL LSI LOGIC
|
Original |
||
Contextual Info: -PRELIM INARY- cP FUJITSU Edition 2 .0 : DATA SH EET MB86611A IEEE 1394 Serial Bus Controller D V-over-1394 DESCRIPTION Fujitsu MB86611A is a high performance 1394 Serial Bus Controller LSI conforming to 100-PIN PLASTIC LQFP (FPT-100P-M05) IEEE1394 standard draft (P1394; Rev.8.0 ver. 2). This controller LSI has two cable ports |
OCR Scan |
MB86611A -over-1394) MB86611A 100-PIN FPT-100P-M05) IEEE1394 P1394; 1000pFÂ 100pFÂ | |
freebsdContextual Info: LSI 3ware 9650SE Series Release Notes Release 9.4.0 Introduction Thank you for purchasing the LSI 3ware 9650SE Serial ATA RAID Controller. Please refer to the Errata section below for important information regarding the controller before calling technical support. This |
Original |
9650SE freebsd | |
HA12096NT
Abstract: HA12108MP HA12131 HA12108NT HA12108 hm62256 74LS624 42IF HD49211BFS OSC38
|
OCR Scan |
HD49211BFS HD492UBFS HD49211BFS 16-bit HA12131, HA12132, HA12096NT HA12108MP HA12131 HA12108NT HA12108 hm62256 74LS624 42IF OSC38 | |
Contextual Info: SONY CXD1948R IEEE1394 Link Layer LSI for DVB and DSS Description The CXD1948R is a Link Layer LSI conforming to the IEEE1394 serial bus standard. During transmission, the MPEG2 transport stream is time stamped, transformed to IEEE1394 format and sent to the |
OCR Scan |
CXD1948R IEEE1394 CXD1948R Rx1394Hdr | |
|
|||
BIT3173
Abstract: LQFP-176P-L01 CXD3205R IEC958 CN101 APPLE A6 CHIP
|
Original |
CXD3205R IEEE1394 CXD3205R IEEE13941995 IEC958 200/100M CP206 176PIN LQFP-176P-L01 BIT3173 LQFP-176P-L01 CN101 APPLE A6 CHIP | |
CXD1948RContextual Info: CXD1948R IEEE1394 Link Layer LSI for DVB and DSS Description The CXD1948R is a Link Layer LSI conforming to the IEEE1394 serial bus standard. During transmission, the MPEG2 transport stream is time stamped, transformed to IEEE1394 format and sent to the IEEE1394 Phy IC. |
Original |
CXD1948R IEEE1394 CXD1948R 100PIN | |
Contextual Info: SONY CXD3205R IEEE1394 LSI for D-STB, D-VHS, DTV Description The CXD3205R is an LSI integrating Link Layer and Physical Layer conforming to the IEEE13941995 serial bus standard on a single chip. Link Layer provides MPEG2 transport stream dedicated input interface and output interface, |
OCR Scan |
CXD3205R IEEE1394 CXD3205R IEEE13941995 IEC958 200/100M 3205R | |
1394PHY
Abstract: CXD1948R AIDT13 10FMT
|
Original |
CXD1948R IEEE1394 CXD1948R 100PIN 1394PHY AIDT13 10FMT | |
CXD3220R
Abstract: SD10 SD12
|
Original |
CXD3220R IEEE1394 CXD3220R IEEE1394 100/200Mbps 100Mbits/s 200Mbits/s SD10 SD12 | |
Contextual Info: SONY CXD3220R IEEE1394 Link/Transaction Layer Controller LSI for SBP-2 Description The CXD3220R is a Link/Transaction Layer LSI conforming to the IEEE1394 serial bus standard. It is mainly used when connecting the IEEE1394 digital l/F to a storage device such as a hard disk, |
OCR Scan |
CXD3220R IEEE1394 CXD3220R 100/200Mbps 01OOxxxx 100Mbits/s 200Mbits/s | |
Contextual Info: SONY CXD3220R IEEE1394 Link/Transaction Layer Controller LSI for SBP-2 Description The CXD3220R is a Link/Transaction Layer LSI conforming to the IEEE1394 serial bus standard. It is mainly used when connecting the IEEE1394 digital l/F to a storage device such as a hard disk, |
OCR Scan |
CXD3220R IEEE1394 CXD3220R IEEE1394 10OMbit/s 200Mbit/s 400Mbit/s 100Mbits/s | |
block diagram of speech recognition
Abstract: ML2001 HF60 nana HF609 hF605 hF60A
|
Original |
ML2001 ML2001 hF60D jp/semi/english/ml2001 ML2001. 200mm 120mm RB595) block diagram of speech recognition HF60 nana HF609 hF605 hF60A | |
LSI LOGIC
Abstract: "USB Transceiver" LSI coreware library "Hot Plug and Play"
|
Original |
C20022 LSI LOGIC "USB Transceiver" LSI coreware library "Hot Plug and Play" | |
SFF-8485
Abstract: LSISAS1064 SAS expander lsisasx12a LSISASx12
|
Original |
LSISASx12A 12-Port LSISASx12A S20151 SFF-8485 LSISAS1064 SAS expander LSISASx12 |