Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    LF3312 M Search Results

    LF3312 M Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    5962-9762201QEA Texas Instruments Quad LVDS Receiver 16-CDIP -55 to 125 Visit Texas Instruments Buy
    SN65LV1023ARHBR Texas Instruments 10:1 LVDS Serdes Transmitter 100 - 660Mbps 32-VQFN -40 to 85 Visit Texas Instruments Buy
    SN65LV1224BDBR Texas Instruments 1:10 LVDS Serdes Receiver 100 - 660Mbps 28-SSOP -40 to 85 Visit Texas Instruments Buy
    SN65LVCP22DR Texas Instruments 2x2 Crosspoint Switch : LVDS Outputs 16-SOIC -40 to 85 Visit Texas Instruments Buy
    SN65LVCP23PW Texas Instruments 2x2 Crosspoint Switch : LVPECL Outputs 16-TSSOP -40 to 85 Visit Texas Instruments Buy

    LF3312 M Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    LF3312

    Abstract: VIDEO FRAME LINE BUFFER block DIAGRAM OF random access memory sequential MEMORY line
    Text: De-interlacing – Video Storage LF3312 - Application Note Let the LF3312 Frame Buffer be the storage workhorse for your de-interlacing application. There is an increasing need for high performance de-interlacing systems as we convert more and more media into progressive scan format for consumption. The LF3312 is well


    Original     		PDF LF3312 VIDEO FRAME LINE BUFFER block DIAGRAM OF random access memory sequential MEMORY line

    LF3312

    Abstract: No abstract text available
    Text: Image Manipulation – Vertical Flip LF3312 - Application Note OVERVIEW With the LF3312’s flexible memory address architecture, data can be sequentially stored in memory and then accessed using a completely reordered address. An application such as creating the


    Original     		PDF LF3312 12bit

    LF3312

    Abstract: No abstract text available
    Text: Image Manipulation – Mirror Image LF3312 - Application Note OVERVIEW With the LF3312’s flexible memory address architecture, data can be sequentially stored in memory and then accessed using a completely reordered address. An application such as creating the ‘mirror


    Original     		PDF LF3312 12bit

    27MHZ

    Abstract: LF3312
    Text: SDI Video Frame Synchronization DEVICES INCORPORATED Video Memory Application Note FRAME MEMORY Overview Synchronization or Time Base Correction of an SDI video feed to arbitrary reference timing can be easily accomplished using the LF3312. In this application, the LF3312 buffer is placed directly after the deserializer and accepts


    Original     		PDF LF3312. LF3312 20bits, 2x10bit 10bits 10bits. 10bit LF3312 27MHZ

    LF3312

    Abstract: LF3312s LF33 12FC00
    Text: Depth Expansion through Cascading LF3312 - Application Note OVERVIEW Cascading multiple LF3312s for depth expansion is easy. The usable 24bit address space is simply extended for every additional device that is cascaded. The LF3312 is cascaded in parallel, where the input of each device is tied together. The input data


    Original     		PDF LF3312 LF3312s 24bit LF33 12FC00

    LF3312

    Abstract: video stream
    Text: Video Synchronization LF3312 - Application Note OVERVIEW The LF3312 is good tool for synchronizing video or data streams with arbitrary timing to a set system or ‘master’ timing source. The timing sources are typically in the form of a Clock and a field/frame


    Original     		PDF LF3312 LF3312s 10bit video stream

    Untitled

    Abstract: No abstract text available
    Text: LF3312 12-Mbit Frame Buffer / FIFO DEVICES INCORPORATED Preliminary Datasheet Features 12,441,600-bit Frame Memory 74.25MHz Max Data Rate May be Organized Into the Following Configurations: • 1,555,200 x 8-bit single channel • 1,244,160 x 10-bit (single channel)


    Original     		PDF LF3312 12-Mbit 600-bit 25MHz 10-bit 12-bit 16-bit 20-bit 24-bit

    Untitled

    Abstract: No abstract text available
    Text: LF3312 12-Mbit Frame Buffer / FIFO DEVICES INCORPORATED Preliminary Datasheet Features 12,441,600-bit Frame Memory 74.25MHz Max Data Rate May be Organized Into the Following Configurations: • 1,555,200 x 8-bit single channel • 1,244,160 x 10-bit (single channel)


    Original     		PDF LF3312 12-Mbit 600-bit 25MHz 10-bit 12-bit 16-bit 20-bit 24-bit

    lathes

    Abstract: LF3312 3312
    Text: LF3312 12-Mbit Frame Buffer / FIFO DEVICES INCORPORATED Advance Information FEATURES 12,441,600-bit Frame Memory May be Organized Into the Following Configurations: • 1,555,200 x 8-bit single channel • 1,244,160 x 10-bit (single channel) • 1,036,800 x 12-bit (single channel)


    Original     		PDF LF3312 12-Mbit 600-bit 10-bit 12-bit 16-bit 20-bit 24-bit lathes LF3312 3312

    Untitled

    Abstract: No abstract text available
    Text: LF3312 12-Mbit Frame Buffer / FIFO DEVICES INCORPORATED Preliminary Datasheet Features 12,441,600-bit Frame Memory May be Organized Into the Following Configurations: • 1,555,200 x 8-bit single channel • 1,244,160 x 10-bit (single channel) • 1,036,800 x 12-bit (single channel)


    Original     		PDF LF3312 12-Mbit 600-bit 10-bit 12-bit 16-bit 20-bit 24-bit

    LF3312

    Abstract: No abstract text available
    Text: LF3312 Product Brief DEVICES INCORPORATED 12Mbit Frame Buffer / FIFO Providing designers with a single-chip approach to Sequential and Random Data Access FEATURES: Configurable 12,441,600-bit Memory - Allocate as Single/Dual Channels - Selectable Input/Output Word Widths


    Original     		PDF LF3312 12Mbit 600-bit 83Mhz 12Mbit 6/04/2004-LPB 312-A LF3312

    LF3312

    Abstract: 74MHz
    Text: Current and Power Specifications LF3312 - Application Note Current and Power Consumption Internal 1.8V Current and Power Consumption Active Operation Parameter Min Max Unit VCC core 1.7 1.9 V ICC current 39 48 mA POWER core 66.3 91.2 mW Quiescent Operation


    Original     		PDF LF3312 55MHz 200-400mW 74MHz 12bits 24bit 74MHz

    Untitled

    Abstract: No abstract text available
    Text: LF3312 12-Mbit Frame Buffer / FIFO DEVICES INCORPORATED Preliminary Datasheet Features 12,441,600-bit Frame Memory 74.25MHz Max Data Rate May be Organized Into the Following Configurations: • 1,555,200 x 8-bit single channel • 1,244,160 x 10-bit (single channel)


    Original     		PDF LF3312 12-Mbit 600-bit 25MHz 10-bit 12-bit 16-bit 20-bit 24-bit

    Untitled

    Abstract: No abstract text available
    Text: LF3312 12-Mbit Frame Buffer / FIFO DEVICES INCORPORATED Preliminary Datasheet Features 12,441,600-bit Frame Memory 74.25MHz Max Data Rate May be Organized Into the Following Configurations: • 1,555,200 x 8-bit single channel • 1,244,160 x 10-bit (single channel)


    Original     		PDF LF3312 12-Mbit 600-bit 25MHz 10-bit 12-bit 16-bit 20-bit 24-bit

    Untitled

    Abstract: No abstract text available
    Text: LF3312 12-Mbit Frame Buffer / FIFO DEVICES INCORPORATED Preliminary Datasheet Features 12,441,600-bit Frame Memory 74.25MHz Max Data Rate May be Organized Into the Following Configurations: • 1,555,200 x 8-bit single channel • 1,244,160 x 10-bit (single channel)


    Original     		PDF LF3312 12-Mbit 600-bit 25MHz 10-bit 12-bit 16-bit 20-bit 24-bit

    LF3312

    Abstract: 19 214
    Text: This application brief describes the LF3312’s programmable flag behaviour. The first section describes the Empty/Full threshold settings. The second section provides a simple example of how the flags react to enabled writes and reads to/from the memory.


    Original     		PDF LF3312 731st 439th 440th 19 214

    Untitled

    Abstract: No abstract text available
    Text: LF3312 12-Mbit Frame Buffer / FIFO DEVICES INCORPORATED Preliminary Datasheet Features 12,441,600-bit Frame Memory 74.25MHz Max Data Rate May be Organized Into the Following Configurations: • 1,555,200 x 8-bit single channel • 1,244,160 x 10-bit (single channel)


    Original     		PDF LF3312 12-Mbit 600-bit 25MHz 10-bit 12-bit 16-bit 20-bit 24-bit

    LF3312

    Abstract: LF3312BGC position sensitive diode circuit
    Text: LF3312 12-Mbit Frame Buffer / FIFO DEVICES INCORPORATED Preliminary Datasheet Features 12,441,600-bit Frame Memory 74.25MHz Max Data Rate May be Organized Into the Following Configurations: • 1,555,200 x 8-bit single channel • 1,244,160 x 10-bit (single channel)


    Original     		PDF LF3312 12-Mbit 600-bit 25MHz 10-bit 12-bit 16-bit 20-bit 24-bit LF3312 LF3312BGC position sensitive diode circuit

    LF3312 m

    Abstract: LF3312 LF3312BGC
    Text: LF3312 12-Mbit Frame Buffer / FIFO DEVICES INCORPORATED Preliminary Datasheet Features 12,441,600-bit Frame Memory 74.25MHz Max Data Rate May be Organized Into the Following Configurations: • 1,555,200 x 8-bit single channel • 1,244,160 x 10-bit (single channel)


    Original     		PDF LF3312 12-Mbit 600-bit 25MHz 10-bit 12-bit 16-bit 20-bit 24-bit LF3312 m LF3312 LF3312BGC

    LF3312

    Abstract: No abstract text available
    Text: Picture-in-Picture or Multi-source Buffering LF3312 - Application Note OVERVIEW Multiple independent data/video streams can be written into a shared linear address space using multiple LF3312s. Picture in Picture applications can be implemented where multiple video feeds are


    Original     		PDF LF3312 LF3312s. LF3312s 12bit

    LF3312

    Abstract: No abstract text available
    Text: Video Synchronization using TRS Data LF3312 - Application Note OVERVIEW Timing Reference Signals TRS embedded in the input video stream can be detected and used to SET, CLR or MARK the Write pointer. In addition to manipulating the write pointer, the embedded F,


    Original     		PDF LF3312 10bit

    Untitled

    Abstract: No abstract text available
    Text: LF3312 12-Mbit Frame Buffer / FIFO DEVICES INCORPORATED Advance Information FEATURES 12,441,600-bit Frame Memory May be Organized Into the Following Configurations: • 1,555,200 x 8-bit single channel • 1,244,160 x 10-bit (single channel) • 1,036,800 x 12-bit (single channel)


    Original     		PDF LF3312 12-Mbit 600-bit 10-bit 12-bit 16-bit 20-bit 24-bit

    Untitled

    Abstract: No abstract text available
    Text: LF3312 12-Mbit Frame Buffer / FIFO DEVICES INCORPORATED Advance Information Features 12,441,600-bit Frame Memory May be Organized Into the Following Configurations: • 1,555,200 x 8-bit single channel • 1,244,160 x 10-bit (single channel) • 1,036,800 x 12-bit (single channel)


    Original     		PDF LF3312 12-Mbit 600-bit 10-bit 12-bit 16-bit 20-bit 24-bit

    Untitled

    Abstract: No abstract text available
    Text: LF3312 12-Mbit Frame Buffer / FIFO DEVICES INCORPORATED Preliminary Datasheet Features 12,441,600-bit Frame Memory May be Organized Into the Following Configurations: • 1,555,200 x 8-bit single channel • 1,244,160 x 10-bit (single channel) • 1,036,800 x 12-bit (single channel)


    Original     		PDF LF3312 12-Mbit 600-bit 10-bit 12-bit 16-bit 20-bit 24-bit