CS8421
Abstract: varispeed -616PC5/616P5 CS8421-DZZR AN270 AN282 CDB8421 varispeed
Text: CS8421 32-bit, 192 kHz Asynchronous Sample Rate Converter Features 175 dB Dynamic Range Bypass Mode –140 dB THD+N Time Division Multiplexing TDM Mode No Programming Required Attenuates Clock Jitter No External Master Clock Required
|
Original
|
CS8421
32-bit,
32-bit
20-pin
DS641F2
CS8421
varispeed -616PC5/616P5
CS8421-DZZR
AN270
AN282
CDB8421
varispeed
|
PDF
|
CLC411
Abstract: CLC411AJE CLC411AJP M08A CLC411A
Text: CLC411 High Speed Video Op Amp with Disable General Description The CLC411 combines a state-of-the-art complementary bipolar process with National’s patented current feedback architecture to provide a very high speed op amp operating from ± 15V supplies. Drawing only 11mA quiescent current,
|
Original
|
CLC411
CLC411
200MHz
CLC411AJE
CLC411AJP
M08A
CLC411A
|
PDF
|
IEEE802
Abstract: STD-T71 layout of frequency division multiplexing 2.4Ghz windows
Text: 1/1 001-04 / 20040114 / ek_dmp03.fm Wireless LAN Mini PCI Module WN-DMP Series IEEE802.11a/11g Compliant This is a Type IIIB Mini PCI module that complies with the IEEE802.11a and IEEE802.11g standards. You can choose the best communication method depending on
|
Original
|
dmp03
IEEE802
11a/11g
54Mbps.
STD-T71
layout of frequency division multiplexing
2.4Ghz windows
|
PDF
|
A 472G
Abstract: frequency division multiplexing circuits 2.4Ghz windows fm antenna diversity IEEE802 SWITCHING SYSTEMS INTERNATIONAL antenna diversity switch STD-T71
Text: 1/1 Wireless LAN Mini PCI Module IEEE802.11a/11g Compliant WN-DMP Series Conformity to RoHS Directive This is a Type IIIB Mini PCI module that complies with the IEEE802.11a and IEEE802.11g standards. You can choose the best communication method depending on the
|
Original
|
IEEE802
11a/11g
54Mbps.
A 472G
frequency division multiplexing circuits
2.4Ghz windows
fm antenna diversity
SWITCHING SYSTEMS INTERNATIONAL
antenna diversity switch
STD-T71
|
PDF
|
varispeed
Abstract: CS84213
Text: CS8421 32-bit, 192-kHz Asynchronous Sample Rate Converter Features 175 dB Dynamic Range Bypass Mode –140 dB THD+N Time Division Multiplexing TDM Mode No Programming Required Attenuates Clock Jitter No External Master Clock Required
|
Original
|
CS8421
32-bit,
192-kHz
20-pin
32-bit
DS641F4
varispeed
CS84213
|
PDF
|
CS8421
Abstract: CS8421-DZZR varispeed -616PC5/616P5 AN270 AN282 CDB8421
Text: CS8421 32-bit, 192-kHz Asynchronous Sample Rate Converter Features 175 dB Dynamic Range Bypass Mode –140 dB THD+N Time Division Multiplexing TDM Mode No Programming Required Attenuates Clock Jitter No External Master Clock Required
|
Original
|
CS8421
32-bit,
192-kHz
32-bit
20-pin
DS641F3
CS8421
CS8421-DZZR
varispeed -616PC5/616P5
AN270
AN282
CDB8421
|
PDF
|
IEEE802
Abstract: layout of frequency division multiplexing 2.4Ghz windows
Text: 1/1 001-04 / 20040121 / ek_dcb03.fm Wireless LAN Card WN-DCB Series IEEE802.11a/11g Compliant This is a PC card (Cardbus) type wireless LAN card that complies with the IEEE802.11a and IEEE 802.11g standards. You can choose the best communication method depending on
|
Original
|
dcb03
IEEE802
11a/11g
54Mbps.
layout of frequency division multiplexing
2.4Ghz windows
|
PDF
|
AN270
Abstract: AN282 CDB8421 CS8421
Text: CS8421 32-bit, 192-kHz Asynchronous Sample Rate Converter Features 175 dB Dynamic Range Bypass Mode –140 dB THD+N Time Division Multiplexing TDM Mode No Programming Required Attenuates Clock Jitter No External Master Clock Required
|
Original
|
CS8421
32-bit,
192-kHz
32-bit
20-pin
DS641F5
AN270
AN282
CDB8421
CS8421
|
PDF
|
dcfifo
Abstract: No abstract text available
Text: December 2001, ver. 1.4 Introduction Using General-Purpose PLLs with APEX II Devices Application Note 156 APEXTM II devices have ClockLockTM, ClockBoostTM, and ClockShiftTM features that use general-purpose phase-locked loops PLLs to increase performance and provide clock-frequency synthesis. The ClockLock
|
Original
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CS8421 32-bit, 192-kHz Asynchronous Sample Rate Converter Features 175 dB Dynamic Range Bypass Mode –140 dB THD+N Time Division Multiplexing TDM Mode No Programming Required Attenuates Clock Jitter Multiple Device Outputs are Phase Matched
|
Original
|
CS8421
32-bit,
192-kHz
20-pin
32-bit
DS641F6
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CS8421 32-bit, 192-kHz Asynchronous Sample Rate Converter Features 175 dB Dynamic Range Bypass Mode –140 dB THD+N Time Division Multiplexing TDM Mode Attenuates Clock Jitter No Programming Required Multiple Device Outputs are Phase Matched
|
Original
|
CS8421
32-bit,
192-kHz
20-pin
32-biIED,
DS641F6
|
PDF
|
jdsu interleaver
Abstract: 877-550-JDSU IMC-C05D02411 DWDM AWG AWG, 100 GHz, Wideband jds demux
Text: Product Bulletin New 50/100 GHz Active Interleavers IMC Series The JDS Uniphase optical frequency interleaver offers wide bandwidth and flat top response, making the product useful for wide passband multiplexing and demultiplexing applications. As a multiplexer, the interleaver combines two streams
|
Original
|
|
PDF
|
Apex II
Abstract: No abstract text available
Text: February 2003, ver. 1.5 Introduction Using General-Purpose PLLs with APEX II Devices Application Note 156 APEXTM II devices have ClockLockTM, ClockBoostTM, and ClockShiftTM features that use general-purpose phase-locked loops PLLs to increase performance and provide clock-frequency synthesis. The ClockLock
|
Original
|
|
PDF
|
system design using pll vhdl code
Abstract: CONVERT E1 USES vhdl verilog code of 4 bit magnitude comparator vhdl code for All Digital PLL vhdl code for complex multiplication and addition vhdl code for phase shift EP20K100 EP20K100E dcfifo EP20K200
Text: Using the ClockLock & ClockBoost PLL Features in APEX Devices April 2001, ver. 2.1 Introduction Application Note 115 APEXTM 20K devices have the ClockLockTM and ClockBoostTM features, which use phase-locked loops PLLs to increase performance and provide clock-frequency synthesis. The ClockLock feature minimizes
|
Original
|
|
PDF
|
|
|
EP1M120
Abstract: No abstract text available
Text: February 2001, ver. 1.0 Introduction Preliminary Information Using General-Purpose PLLs with Mercury Devices Application Note 131 MercuryTM devices have ClockLockTM, ClockBoostTM, and advanced ClockShiftTM features, which use general-purpose phase-locked loops
|
Original
|
|
PDF
|
APA075
Abstract: APA1000 APA150 APA300 APA450 APA600 APA750 AC306 Signal Path Designer
Text: Application Note AC306 Using ProASICPLUS Clock Conditioning Circuits Introduction ProASICPLUS devices include two clock conditioning circuits on opposite sides of the die. Each clock conditioning circuit contains a Phase Locked Loop PLL , several delay lines, clock multipliers/dividers, and
|
Original
|
AC306
APA075
APA1000
APA150
APA300
APA450
APA600
APA750
AC306
Signal Path Designer
|
PDF
|
EP1M120
Abstract: No abstract text available
Text: October 2001, ver. 1.1 Introduction Preliminary Information Using General-Purpose PLLs with Mercury Devices Application Note 131 MercuryTM devices have ClockLockTM, ClockBoostTM, and advanced ClockShiftTM features, which use general-purpose phase-locked loops
|
Original
|
|
PDF
|
CLC410
Abstract: CLC410AJE CLC410AJP M08A N08A an300-1
Text: CLC410 Fast Settling, Video Op Amp with Disable General Description Features The current-feedback CLC410 is a fast settling, wideband, monolithic op amp with fast disable/enable feature. Designed for low gain applications AV = ± 1 to ± 8 , the CLC410 consumes only 160mW of power (180mW max) yet
|
Original
|
CLC410
CLC410
160mW
180mW
200MHz
100ns)
200ns)
CLC410AJE
CLC410AJP
M08A
N08A
an300-1
|
PDF
|
EP20K200E
Abstract: EP20K30E EP20K400 EP20K60E EP20K100 EP20K100E EP20K160E EP20K200 parallel to serial conversion vhdl from lvds AN115
Text: Using the ClockLock & ClockBoost PLL Features in APEX Devices November 2003, ver. 2.6 Introduction Application Note 115 APEXTM 20K devices have the ClockLockTM and ClockBoostTM features, which use phase-locked loops PLLs to increase performance and provide clock-frequency synthesis. The ClockLock feature minimizes
|
Original
|
|
PDF
|
AN300-1
Abstract: CLC400 CLC410 CLC410AJE CLC410AJP M08A N08A
Text: CLC410 Fast Settling, Video Op Amp with Disable General Description Features The current-feedback CLC410 is a fast settling, wideband, monolithic op amp with fast disable/enable feature. Designed for low gain applications AV = ± 1 to ± 8 , the CLC410 consumes only 160mW of power (180mW max) yet
|
Original
|
CLC410
CLC410
160mW
180mW
200MHz
100ns)
200ns)
AN300-1
CLC400
CLC410AJE
CLC410AJP
M08A
N08A
|
PDF
|
EP20K100
Abstract: EP20K100E EP20K160E EP20K200 EP20K200E EP20K300E EP20K400 EP20K400E
Text: Using the ClockLock & ClockBoost PLL Features in APEX Devices July 2002, ver. 2.4 Application Note 115 Introduction APEXTM 20K devices have the ClockLockTM and ClockBoostTM features, which use phase-locked loops PLLs to increase performance and provide clock-frequency synthesis. The ClockLock feature minimizes
|
Original
|
|
PDF
|
DLX2416
Abstract: U4 Package
Text: Guidelines for Handling and Using Intelligent Display Devices Appnote 18 Possibly the worst example of parallel tracking is the ribbon cable. While physically neat and convenient, ribbon cables can be electrically destructive for MOS circuits. It is often necessary, because of the very nature of Intelligent Displays
|
Original
|
1-888-Infineon
DLX2416
U4 Package
|
PDF
|
CS8412 DAC
Abstract: CS8421 CS8421-DZZR varispeed -616PC5/616P5 AN270 AN282 CDB8421 CS8412 F136
Text: CS8421 32-bit, 192 kHz Asynchronous Sample Rate Converter Features ! 175 dB Dynamic Range ! Bypass Mode ! –140 dB THD+N ! Time Division Multiplexing TDM Mode ! No Programming Required ! Attenuates Clock Jitter ! No External Master Clock Required ! Multiple Part Outputs are Phase-Matched
|
Original
|
CS8421
32-bit,
20-Pin
32-bit
DS641F1
CS8412 DAC
CS8421
CS8421-DZZR
varispeed -616PC5/616P5
AN270
AN282
CDB8421
CS8412
F136
|
PDF
|
cs84210
Abstract: varispeed -616PC5/616P5 CS8421 AN270 CDB8421 CS8421-CNZ CS8421-CNZR CS8421-CZZ CS8421-CZZR CS8421-DZZ
Text: CS8421 32-bit, 192 kHz Asynchronous Sample Rate Converter Features ! 175 dB Dynamic Range ! Master and Slave Modes for Both Input and Output ! –140 dB THD+N ! Bypass Mode ! No Programming Required ! Time Division Multiplexing TDM Mode ! No External Master Clock Required
|
Original
|
CS8421
32-bit,
32-bit
DS641PP2
cs84210
varispeed -616PC5/616P5
CS8421
AN270
CDB8421
CS8421-CNZ
CS8421-CNZR
CS8421-CZZ
CS8421-CZZR
CS8421-DZZ
|
PDF
|
