Untitled
Abstract: No abstract text available
Text: KSZ9692MPB/KSZ9692XPB Integrated Gigabit Networking and Communications Controller General Description The KSZ9692MPB/KSZ9692XPB is a highly integrated System-on-Chip SoC containing an ARM 922T 32-bit processor and a rich set of peripherals to address the costsensitive, high-performance needs of a wide variety of high
|
Original
|
KSZ9692MPB/KSZ9692XPB
KSZ9692MPB/KSZ9692XPB
32-bit
KSZ9692MPB
M9999-101408-1
|
PDF
|
ep4cgx30f484
Abstract: EP4CE115 CYIV-5V1-1 EP4CGX EP4CE55 EP4CE15 sigma delta lcd screen lvds 40 pin diagram ep4ce22 ep4ce40
Text: Cyclone IV Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com CYIV-5V1-1.5 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
|
PDF
|
IBM "embedded dram"
Abstract: m5m4v4169 Intel 1103 DRAM Nintendo64 IBM98 toshiba fet databook dynamic memory controler MOSYS eDRAM "1t-sram" MoSys
Text: ABSTRACT MODERN DRAM ARCHITECTURES by Brian Thomas Davis Co-Chair: Assistant Professor Bruce Jacob Co-Chair: Professor Trevor Mudge Dynamic Random Access Memories DRAM are the dominant solid-state memory devices used for primary memories in the ubiquitous microprocessor systems of
|
Original
|
conn95]
64-Mbit
Woo00]
EE380
class/ee380/
Wulf95]
Xanalys00]
Yabu99]
IBM "embedded dram"
m5m4v4169
Intel 1103 DRAM
Nintendo64
IBM98
toshiba fet databook
dynamic memory controler
MOSYS eDRAM
"1t-sram"
MoSys
|
PDF
|
RT3PE600L
Abstract: RT3PE3000L AES-128 PAC10 LG484 ProASICPLUS Flash Family FPGAs Advanced v0.1
Text: Advance v0.1 Radiation-Tolerant ProASIC3 Low-Power SpaceFlight Flash FPGAs with Flash*Freeze Technology Features and Benefits • High-Performance, Low-Skew Global Network • Architecture Supports Ultra-High Utilization MIL-STD-883 Class B Qualified Packaging
|
Original
|
MIL-STD-883
RT3PE600L
RT3PE3000L
AES-128
PAC10
LG484
ProASICPLUS Flash Family FPGAs Advanced v0.1
|
PDF
|
EP20K100E
Abstract: EP20K600E
Text: Using Selectable I/O Standards in APEX 20KE, APEX 20KC & MAX 7000B Devices October 2001, ver. 2.1 Introduction Application Note 117 High-performance, low-voltage I/O standards have been introduced to keep pace with increasing clock speeds, higher data rates, and new
|
Original
|
7000B
EP20K100E
EP20K600E
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TPS51200 www.ti.com SLUS812 – FEBRUARY 2008 SINK/SOURCE DDR TERMINATION REGULATOR FEATURES APPLICATIONS • Input Voltage: Supports 2.5-V Rail and 3.3-V Rail • VLDOIN Voltage Range: 1.1 V to 3.5 V • Sink/Source Termination Regulator Includes Droop Compensation
|
Original
|
TPS51200
SLUS812
10-mA
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TPS51200-Q1 www.ti.com SLUS984 – NOVEMBER 2009 SINK/SOURCE DDR TERMINATION REGULATOR Check for Samples: TPS51200-Q1 FEATURES APPLICATIONS • • • 1 2 • • • • • • • • • • • • Qualified for Automotive Applications Input Voltage: Supports 2.5-V Rail and 3.3-V
|
Original
|
TPS51200-Q1
SLUS984
10-mA
|
PDF
|
A3PE3000L FG484
Abstract: Actel pdf on radio emitter A3PE3000L FG144 FG256 FG324 FG484 PQ208 TDP 245 Y
Text: v1.3 ProASIC3L Low-Power Flash FPGAs with Flash*Freeze Technology Features and Benefits Low Power • Dramatic Reduction in Dynamic and Static Power Savings • 1.2 V to 1.5 V Core and I/O Voltage Support for Low Power • Low Power Consumption in Flash*Freeze Mode Allows for
|
Original
|
130-nm,
A3PE3000L FG484
Actel pdf on radio emitter
A3PE3000L
FG144
FG256
FG324
FG484
PQ208
TDP 245 Y
|
PDF
|
GTL33
Abstract: CAT16-LV4F12 PAC10 JESD8-12A
Text: 2 – IGLOOe DC and Switching Characteristics General Specifications DC and switching characteristics for –F speed grade targets are based only on simulation. The characteristics provided for the –F speed grade are subject to change after establishing FPGA
|
Original
|
|
PDF
|
AFS600-FG256
Abstract: zo 103 ma 75 607 A54 ZENER flashpro3 schematic mark AT0 Unipolar PC atx 400 P4 power supply diagram zener Diode B23 PQ208 QN108 QN180
Text: Preliminary v1.7 Actel Fusion Mixed-Signal FPGAs Family with Optional ARM® Support Features and Benefits – Frequency: Input 1.5–350 MHz, Output 0.75–350 MHz Low Power Consumption High-Performance Reprogrammable Flash Technology • • • • • Single 3.3 V Power Supply with On-Chip 1.5 V Regulator
|
Original
|
130-nm,
128-Bit
AFS600-FG256
zo 103 ma 75 607
A54 ZENER
flashpro3 schematic
mark AT0
Unipolar PC atx 400 P4 power supply diagram
zener Diode B23
PQ208
QN108
QN180
|
PDF
|
TLK3114SA
Abstract: P802 TLK3104SA tca 271
Text: TLK3114SA 10ĆGbps XAUI Transceiver Data Manual November 2006 MSDS Multimedia SLLS529D IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries TI reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue
|
Original
|
TLK3114SA
10Gbps
SLLS529D
TLK3114SA
P802
TLK3104SA
tca 271
|
PDF
|
CAT16-LV4F12
Abstract: PAC10 RAM512X18
Text: 2 – ProASIC3E DC and Switching Characteristics General Specifications DC and switching characteristics for –F speed grade targets are based only on simulation. The characteristics provided for the –F speed grade are subject to change after establishing FPGA
|
Original
|
|
PDF
|
AES-128
Abstract: FG256 FG484
Text: v2.0 IGLOOe Low-Power Flash FPGAs with Flash*Freeze Technology Features and Benefits Low Power • • • • 1.2 V to 1.5 V Core Voltage Support for Low Power Supports Single-Voltage System Operation Low-Power Active FPGA Operation Flash*Freeze Technology Enables Ultra-Low Power
|
Original
|
130-nm,
AES-128
FG256
FG484
|
PDF
|
A54 ZENER
Abstract: AFS600-FG256 mark AT0 QN108 CORE8051 bipolar ROM
Text: v2.0 Actel Fusion Family of Mixed-Signal FPGAs Features and Benefits In-System Programming ISP and Security High-Performance Reprogrammable Flash Technology Advanced Digital I/O • • • • • Secure ISP with 128-Bit AES via JTAG • FlashLock® to Secure FPGA Contents
|
Original
|
128-Bit
130-nm,
A54 ZENER
AFS600-FG256
mark AT0
QN108
CORE8051
bipolar ROM
|
PDF
|
|
|
MARKING 3D regulator
Abstract: MARKING 3D regulator 5V CM3202-00 200DE CM320 CM3202-00DE MO-229 DDR1 pcb layout diode ITT specification
Text: DDR VDDQ and VTT Termination Voltage Regulator CM3202-00 Features • • • • • • • • • • • • • • Two linear regulators -Maximum 2A current from VDDQ -Source and sink up to 2A VTT current 1.7V to 2.8V adjustable VDDQ output voltage
|
Original
|
CM3202-00
500mV
MARKING 3D regulator
MARKING 3D regulator 5V
CM3202-00
200DE
CM320
CM3202-00DE
MO-229
DDR1 pcb layout
diode ITT specification
|
PDF
|
SPARTAN-II xc2s200 pq208 block diagram
Abstract: fpga frame buffer vhdl examples
Text: Spartan-II 2.5V FPGA Family: Functional Description R DS001-2 v2.0 September 18, 2000 Preliminary Product Specification Architectural Description Spartan-II Array The Spartan-II user-programmable gate array, shown in Figure 1, is composed of five major configurable elements:
|
Original
|
DS001-2
DS001-1,
DS001-2,
DS001-3,
DS001-4,
SPARTAN-II xc2s200 pq208 block diagram
fpga frame buffer vhdl examples
|
PDF
|
ARMv6
Abstract: cortex a15 core Cortex-m1 Cortex R4 TRANSISTOR ww1 AES-128 FG256 FG484 T8 851
Text: v1.2 IGLOOe Low-Power Flash FPGAs with Flash*Freeze Technology Features and Benefits Low Power • • • • 1.2 V to 1.5 V Core Voltage Support for Low Power Supports Single-Voltage System Operation Low-Power Active FPGA Operation Flash*Freeze Technology Enables Ultra-Low Power
|
Original
|
130-nm,
ARMv6
cortex a15 core
Cortex-m1
Cortex R4
TRANSISTOR ww1
AES-128
FG256
FG484
T8 851
|
PDF
|
DDR3 pcb layout motherboard
Abstract: DDR3 pcb layout guide DDR4 pcb layout guidelines DDR3 pcb layout TPS51200-Q1 DDR3 pcb layout guidelines lpddr3 TPS51200-EVM
Text: TPS51200-Q1 www.ti.com SLUS984A – NOVEMBER 2009 – REVISED APRIL 2012 SINK/SOURCE DDR TERMINATION REGULATOR Check for Samples: TPS51200-Q1 FEATURES APPLICATIONS • • • 1 2 • • • • • • • • • • • • Qualified for Automotive Applications
|
Original
|
TPS51200-Q1
SLUS984A
10-mA
DDR3 pcb layout motherboard
DDR3 pcb layout guide
DDR4 pcb layout guidelines
DDR3 pcb layout
TPS51200-Q1
DDR3 pcb layout guidelines
lpddr3
TPS51200-EVM
|
PDF
|
EP4CE15
Abstract: F169 Texas Instruments Cyclone IV EP4C Series Power Reference Designs ep4ce40 CYIV-5V1-1 4CGX75 V-by-One n148 TYPE SKP 38 CL 9001 ep4cgx30f484
Text: Cyclone IV Device Handbook, Volume 1 Cyclone IV Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com CYIV-5V1-1.6 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
|
PDF
|
a51 ZENER DIODE
Abstract: transistor 2n2222 bipolar ROM EQUIVALENCES TRANSISTOR LIST ProASIC3 lvds yl 1060
Text: Revision 3 Fusion Family of Mixed Signal FPGAs Features and Benefits In-System Programming ISP and Security • ISP with 128-Bit AES via JTAG • FlashLock Designed to Protect FPGA Contents High-Performance Reprogrammable Flash Technology • • • •
|
Original
|
130-nm,
128-Bit
a51 ZENER DIODE
transistor 2n2222
bipolar ROM
EQUIVALENCES TRANSISTOR LIST
ProASIC3 lvds
yl 1060
|
PDF
|
Broken Conductor Detection for Overhead Line Distribution System
Abstract: verilog code for CORDIC to generate sine wave verilog code for cordic algorithm for wireless la TXC 13.56 sma diode h5c intel 945 motherboard schematic diagram 2005Z fet k241 EARTH LEAKAGE RELAY diagram schematic diagram for panasonic inverter air cond
Text: Stratix GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com SGX5V1-1.2 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
|
PDF
|
cd 1619 CP
Abstract: RX SOP 1738 bc 494 b f.m transmitter Schematics AL 1450 DV hp 2212 sdc 2025 AL 2450 dv circuit diagram toggle switches 2041 BY TRANSISTOR BC 187 vhdl code for 16 prbs generator
Text: Stratix II GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V1-4.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
|
PDF
|
mercury motherboards regulator ic
Abstract: TRANSISTOR SUBSTITUTION DATA BOOK 1993 CORDIC to generate sine wave fpga verilog code for CORDIC to generate sine wave verilog code for cdma transmitter vhdl code for cordic intel atom microprocessor verilog code for 2D linear convolution filtering mercury computer motherboard sumida inverter IV
Text: Stratix Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com S5V2-3.5 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
EL7551C
EL7564C
EL7556BC
EL7562C
EL7563C
mercury motherboards regulator ic
TRANSISTOR SUBSTITUTION DATA BOOK 1993
CORDIC to generate sine wave fpga
verilog code for CORDIC to generate sine wave
verilog code for cdma transmitter
vhdl code for cordic
intel atom microprocessor
verilog code for 2D linear convolution filtering
mercury computer motherboard
sumida inverter IV
|
PDF
|
ttl to mini-lvds
Abstract: EP2C5 mini lvds CII51010-2 EP2C20 EP2C35 EP2C50 SSTL-18 SSTL IO pad
Text: Section IV. I/O Standards This section provides information on Cyclone II single-ended, voltage referenced, and differential I/O standards. This section includes the following chapters: Revision History Altera Corporation • Chapter 10, Selectable I/O Standards in Cyclone II Devices
|
Original
|
|
PDF
|