Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    JEDEC TRAY DIMENSIONS Search Results

    JEDEC TRAY DIMENSIONS Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TMP139AIYAHR
    Texas Instruments JEDEC DDR5 temperature sensor with 0.5 °C accuracy 6-DSBGA -40 to 125 Visit Texas Instruments Buy
    SN74SSQEA32882ZALR
    Texas Instruments JEDEC SSTE32882 Compliant 28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA 0 to 85 Visit Texas Instruments Buy
    SN74SSQEB32882ZALR
    Texas Instruments JEDEC SSTE32882 Compliant 28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA 0 to 85 Visit Texas Instruments Buy
    SN74SSQE32882ZALR
    Texas Instruments JEDEC SSTE32882 Compliant 28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA 0 to 85 Visit Texas Instruments
    SN74SSQEC32882ZALR
    Texas Instruments JEDEC SSTE32882 Compliant Low Power 28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA 0 to 85 Visit Texas Instruments Buy

    JEDEC TRAY DIMENSIONS Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    JEDEC TRAY DIMENSIONS

    Abstract: JEDEC tray standard OT-007TM-01 JEDEC tray QFP JEDEC tray JEDEC tray standard 10 TRAY MATERIAL
    Contextual Info: 39.57 135°C MAX 77.46 29.22 135.9 OT-007TM-01 UNIT : mm A 50.56 31.10 A' 39.57 252.8 315 322.6 <SECTION A - A'> 4.12 6.35 7.62 39.57 48.8 Tray OT-007TM-01 (JEDEC Tray) Material Carbon PPO Heat Proof Temp. Surface resistance 135°C 12 less than 1 x 10 Ω /


    Original
    OT-007TM-01 JEDEC TRAY DIMENSIONS JEDEC tray standard OT-007TM-01 JEDEC tray QFP JEDEC tray JEDEC tray standard 10 TRAY MATERIAL PDF

    Contextual Info: 1.27mm .050" Pitch SIMM Socket FEATURES AND SPECIFICATIONS Reference Information Product Specification: PS-78954 Packaging: Tray UL File No.: E29179 CSA File No.: LR19980 Mates With: JEDEC modules Designed In: Inches Electrical Voltage: 250V Current: 1.0A


    Original
    PS-78954 E29179 LR19980 PDF

    Contextual Info: 1.27mm .050" Pitch SIMM Socket FEATURES AND SPECIFICATIONS Reference Information Product Specification: PS-78968 Packaging: Tray UL File No.: E29179 CSA File No.: LR19980 Mates With: JEDEC modules Designed In: Inches Electrical Voltage: 250V Current: 1.0A


    Original
    PS-78968 E29179 LR19980 100Gold PDF

    Teradyne connector

    Abstract: 470-2075-100 470-2105-100 337 BGA footprint 471-2045-100 471-1045-100 471-1025-100 470-2235-100 BGA PROFILING Teradyne
    Contextual Info: TB-2082 DFM and SMT Assembly Guideline Revision “C“ Specification Revision Status Revision SCR No. Description Initial Date “-“ “A” 33277 36994 J. Marvin J. Proulx 1/16/01 10/19/01 “B” “C” 39831 42921 Initial Release Update stencil design, JEDEC tray info, add weight


    Original
    TB-2082 Teradyne connector 470-2075-100 470-2105-100 337 BGA footprint 471-2045-100 471-1045-100 471-1025-100 470-2235-100 BGA PROFILING Teradyne PDF

    IC51-128

    Abstract: transistor fpq 630 PC-68 TTP-48DF OF IC 7421 Enplas fpq Enplas PT740 AB am fm radio Hitachi DSAUTAZ005
    Contextual Info: Hitachi Semiconductor Package Data Book Introduction Contents Section 1 Introduction of Packages 1.1 Types of Packages and Advantages 1.2 IC Package Name and Code Indication 1.3 Method of Indicating IC Package Dimensions 1.4 Lineups in Terms of Shapes and Materials


    Original
    PDF

    JEDEC TRAY DIMENSIONS

    Abstract: JEDEC tray standard tsop Shipping Trays tsop-ii tray RAMTRON T944
    Contextual Info: TRAY SPECIFICATIONS 44-pin TSOP-II Package Tray Critical Dimensions A B NOTES: 1. Surface electric resistivity of tray ranges from: 1E+5 to 1E+12 Ohm/sq. 2. The molded tray’s material shall be rigid enough to avoid damage to the components during handling, loading,


    Original
    44-pin 865495TG5 T944G 545-FRAM, JEDEC TRAY DIMENSIONS JEDEC tray standard tsop Shipping Trays tsop-ii tray RAMTRON T944 PDF

    JEDEC TRAY DIMENSIONS

    Abstract: JEDEC tray standard JEDEC tray standard 13 tsop Shipping Trays 32 jedec tray Shipping Trays jedec tray 32 0925D
    Contextual Info: TRAY SPECIFICATIONS 32-pin TSOP-I Package Tray Critical Dimensions TEMP. RATING A B NOTES: 1. Surface electric resistivity of tray ranges from: < 1E+7 Ohm/sq. 2. The molded tray’s material shall be rigid enough to avoid damage to the components during handling, loading,


    Original
    32-pin 865495TG5 T944G 545-FRAM, JEDEC TRAY DIMENSIONS JEDEC tray standard JEDEC tray standard 13 tsop Shipping Trays 32 jedec tray Shipping Trays jedec tray 32 0925D PDF

    Kostat tray

    Abstract: KS-8308 CAMTEX Kostat DAEWON tray 48 DAEWON tray drawing JEDEC Kostat CERAMIC PIN GRID ARRAY CPGA AMD daewon D-12G-56LD-A13
    Contextual Info: u Chapter 7 Trays CHAPTER 7 TRAYS Introduction Design and Materials Device Count per Tray and Box Tray Suppliers per Package Type Tray Dimensions Packages and Packing Publication Revision A 3/1/03 7-1 u Chapter 7 Trays INTRODUCTION Trays are used instead of tubes to protect higher


    Original
    and5-741-9148 Kostat tray KS-8308 CAMTEX Kostat DAEWON tray 48 DAEWON tray drawing JEDEC Kostat CERAMIC PIN GRID ARRAY CPGA AMD daewon D-12G-56LD-A13 PDF

    DAEWON tray drawing

    Abstract: 124-48LD-119 DAEWON JEDEC TRAY daewon 1EC-08LD-919 Kostat tray daewon tray FBGA tray kostat Kostat TSOP Tray KS8503
    Contextual Info: ‹ Chapter 5 Trays CHAPTER 5 TRAYS Introduction Design and Materials Device Count per Tray and Box Tray Suppliers Tray Dimensions Packages and Packing Methodologies Handbook 17 Oct 2008 5-1 ‹ Chapter 5 Trays INTRODUCTION Trays are used instead of tubes to protect


    Original
    PDF

    QFP JEDEC tray

    Abstract: JEDEC TRAY QFP MQFP40 7746
    Contextual Info: TRAY CONTAINER A 44.50 77.46 29.22 135.9 UNIT : mm A' 50.56 31.10 44.50 252.80 315.0 322.6 SECTION A-A' 44.50 3.62 7.62 6.35 39.75 MQFP40 x 40 × 3.8mm Tray Material Carbon PPE Heat Proof Temp. Surface resistance 135°C less than 1 × 1012 Ω / The tolerance of tray's dimensions are based on


    Original
    MQFP40 304-pin SSD-A-H5789-2 QFP JEDEC tray JEDEC TRAY QFP MQFP40 7746 PDF

    p31b

    Abstract: FUSE 451 P03cm TGS 813 TGS 823 P0080SAL P0080SBL P0080SAMCL P1200SDL p48a
    Contextual Info: 9 Mechanical Data 9 Mechanical Data The following section describes the mechanical specifications of products in this Telecom Design Guide. Telecom Design Guide • 2006 Littelfuse, Inc. 9-1 www.littelfuse.com /GEJCPKECN &CVC Gas Plasma Arresters—Package Dimensions / Specifications . . . . . . . . . . . . . . . . . . . . . . . . 9-3


    Original
    SL1122A SL0902A SL1002A O-220 p31b FUSE 451 P03cm TGS 813 TGS 823 P0080SAL P0080SBL P0080SAMCL P1200SDL p48a PDF

    footprint jedec MS-026 TQFP

    Abstract: footprint jedec MS-026 LQFP JEDEC TRAY ssop footprint jedec MS-026 LQFP 64 pin footprint jedec MS-026 TQFP 44 MS-026 BED BGA package tray 40 x 40 AMD Package moisture MO-069 footprint jedec MS-026 TQFP 144
    Contextual Info: u Chapter 2 Package Design CHAPTER 2 PACKAGE DESIGN Surface-Mount Array Packages Column Grid Array Packages Surface-Mount Leaded Packages Thru-Hole Packages Packages and Packing Publication Revision A 3/1/03 2-1 u Chapter 2 Package Design SURFACE-MOUNT ARRAY PACKAGES


    Original
    PDF

    KU82596CA33

    Abstract: n177 ng88c196ecdb KU80386EXTC25 KU80386EXTC33 pqfp132 KU80486SXSA33 KU82596CA25 KU80386EXTB25 NG88C196EC
    Contextual Info: Product Change Notification # 948 Rev. 1 Information in this document is provided in connection with Intel  products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as


    Original
    6CA33 KU82596DX25 KU82596DX33 KU82596SX20 NG88C196EC NG88C196ECDB PQFP100L PQFP132L PQFP196L KU82596CA33 n177 ng88c196ecdb KU80386EXTC25 KU80386EXTC33 pqfp132 KU80486SXSA33 KU82596CA25 KU80386EXTB25 NG88C196EC PDF

    IC 50061

    Abstract: LFBGA 50-P-400 QFP128-P-1420-0 qfp304 QFP304 tray size QSJ-44440 P-LFBGA84-0909-0 P-LFBGA224-1515-0 SOJ32-P-400-1
    Contextual Info: This version: Apr. 2001 Previous version: Jun. 1997 PACKAGE INFORMATION 7. PACKING This document is Chapter 7 of the package information document consisting of 8 chapters in total. PACKAGE INFORMATION 7. PACKING 7. PACKING 7.1 Packing Type 7.1.1 Ordinary Packing


    Original
    PDF

    MIL-STD-81705

    Abstract: tsop Shipping Trays JEDEC TRAY PLCC L-273 PGA JEDEC tray TQFP Shipping Trays transport media and packing JEDEC TRAY mQFP intel tray mechanical drawings LD 273
    Contextual Info: CHAPTER 10 TRANSPORT MEDIA AND PACKING TRANSPORT MEDIA Tubes Plastic shipping and handling tubes are manufactured from polyvinyl chloride PVC with an antistatic surfactant treatment Standard tubes for most package types are translucent and allow visual inspection of units within the tube Carbon-impregnated black conductive tubes


    Original
    PDF

    MQFP Shipping Trays

    Abstract: TSOP32 Package 28F320B3 bga Shipping Trays D 2498 MIL-STD-81705 tray datasheet bga transport media and packing peak tray transistor databook
    Contextual Info: Transport Media and Packing 10.1 Transport Media 10.1.1 Tubes 10 Plastic shipping and handling tubes are manufactured from polyvinyl chloride PVC with an antistatic surfactant treatment. Standard tubes for most package types are translucent and allow visual inspection of units within the tube. Carbon-impregnated, black conductive tubes are


    Original
    PDF

    MIL-STD-81705

    Abstract: JEDEC TRAY PLCC transport media and packing tsop Shipping Trays JEDEC TRAY DIMENSIONS INTEL PLCC 68 dimensions tray bga PLCC 44 intel package dimensions AZ 2535 PLCC JEDEC tray
    Contextual Info: 2 10 Transport Media and Packing 1/16/97 5:51 PM CH10WIP.DOC INTEL CONFIDENTIAL until publication date 2 CHAPTER 10 TRANSPORT MEDIA AND PACKING 10.1. TRANSPORT MEDIA 10.1.1. Tubes Plastic shipping and handling tubes are manufactured from polyvinyl chloride (PVC) with an


    Original
    CH10WIP MIL-STD-81705 JEDEC TRAY PLCC transport media and packing tsop Shipping Trays JEDEC TRAY DIMENSIONS INTEL PLCC 68 dimensions tray bga PLCC 44 intel package dimensions AZ 2535 PLCC JEDEC tray PDF

    HT 1200-4

    Abstract: IC51-2084-1052-11 IC51-0242-1341 YAMAICHI ic234 transistor fpq 630 IC51-0404-1511 fpq-144-0.5-03 648-0482211-A01 IC189 Series Open Top SOP, SSOP, TSOP Type I a HLQFP 176 Package drawing
    Contextual Info: Hitachi Semiconductor Package Data Book ADE–410–001C 4th Edition March/98 Semiconductor & Integrated Circuit Devision, Hitachi, Ltd. Introduction Thank you for using Hitachi’s semiconductor devices. The growing market for electronic equipment requires mounting semiconductor devices with higher


    Original
    March/98 intern844-347360 HT 1200-4 IC51-2084-1052-11 IC51-0242-1341 YAMAICHI ic234 transistor fpq 630 IC51-0404-1511 fpq-144-0.5-03 648-0482211-A01 IC189 Series Open Top SOP, SSOP, TSOP Type I a HLQFP 176 Package drawing PDF

    tqfp 7x7 tray

    Abstract: DAEWON tray drawing DAEWON JEDEC TRAY tray drawing tqfp 7x7 daewon 7x7 DAEWON JEDEC TRAY 10 X 10 TQFP Shipping Trays shipping tray daewon 7x7 1.0T JEDEC TRAY 10 X 10
    Contextual Info: 12_ I_ y _ I_ 10_ I_9_ I_ 8_ I_7_ I_ 6_ I_ 5_ I_4_ I_ 3_ I_2_ I_1


    OCR Scan
    A40553. A40626. tqfp 7x7 tray DAEWON tray drawing DAEWON JEDEC TRAY tray drawing tqfp 7x7 daewon 7x7 DAEWON JEDEC TRAY 10 X 10 TQFP Shipping Trays shipping tray daewon 7x7 1.0T JEDEC TRAY 10 X 10 PDF

    IC Package Names and Code Designations

    Abstract: data sheet IC 7408 7404 not gate ic MSP 044 THERMISTOR enplas otq-100-0.5 IC 7404 7406 IC51-1004-809 ic 7404 datasheet HLP40R ic 7408
    Contextual Info: Hitachi Semiconductor Package DATA BOOK ADE 410-001A Introduction Thank you for using Hitachi’s semiconductor devices. The growing market for electronic equipment requires mounting semiconductor devices with higher functional capacity and higher density and developing packages


    Original
    10-001A IC Package Names and Code Designations data sheet IC 7408 7404 not gate ic MSP 044 THERMISTOR enplas otq-100-0.5 IC 7404 7406 IC51-1004-809 ic 7404 datasheet HLP40R ic 7408 PDF

    JEDEC TRAY DIMENSIONS

    Abstract: TSOP 8x14 TSOP 48 package tray TSOP 32ld tray JEDEC TRAY 10 X 10 shipping tray jedec tray scale TSOP package tray
    Contextual Info: _L _L _L 001IHAL RELEASE. NOTE : 1. BAKEABLE TRAYS ARE INTENDED TO BE CONTINUOUSLY BAKED FOR 48 HOURS AT THE BAKE TEMPERATURE AS SPECIFIED. 2. TOTAL USABLE CELL COUNT IS 208. 3. TRAY VACUUM PICKUP METHOD REQUIRES A 28m m SQUARE MINIMUM WALLED PICKUP AREA , LOCATED AS CLOSE TO


    OCR Scan
    001IHAL 1X105 1X1012 JEDEC TRAY DIMENSIONS TSOP 8x14 TSOP 48 package tray TSOP 32ld tray JEDEC TRAY 10 X 10 shipping tray jedec tray scale TSOP package tray PDF

    HT 1200-4

    Abstract: YAMAICHI ic234 PT740 AB TSSOP YAMAICHI SOCKET FP-20-0.65-01 IC51-1444-1354-7 PT817 Enplas drawings IC51-2084-1052-11 IC 7418 IC51-0242-1341
    Contextual Info: Hitachi Semiconductor Package Data Book ADE–410–001B 3rd Edition March/97 Semiconductor & Integrated Circuit Devision, Hitachi, Ltd. Introduction Thank you for using Hitachi’s semiconductor devices. The growing market for electronic equipment requires mounting semiconductor devices with higher functional


    Original
    March/97 HT 1200-4 YAMAICHI ic234 PT740 AB TSSOP YAMAICHI SOCKET FP-20-0.65-01 IC51-1444-1354-7 PT817 Enplas drawings IC51-2084-1052-11 IC 7418 IC51-0242-1341 PDF

    EIA and EIAJ standards 783

    Abstract: EIA standards 783 EIA 783 eia783 EIA-783 ic shipping tray tsop Shipping Trays SZZA021B tray matrix bga ti packing label
    Contextual Info: Application Report SZZA021B – September 2001 Semiconductor Packing Methodology Cles Troxtell, Bobby O’Donley, Ray Purdom, and Edgar Zuniga Standard Linear & Logic ABSTRACT The Texas Instruments Semiconductor Group uses three packing methodologies to prepare


    Original
    SZZA021B EIA and EIAJ standards 783 EIA standards 783 EIA 783 eia783 EIA-783 ic shipping tray tsop Shipping Trays SZZA021B tray matrix bga ti packing label PDF

    JEDEC Matrix Tray outlines

    Abstract: ti packing label dck3 QFP Shipping Trays tray bga 64 EIA-468 label location EIA standards 783 EIA-481-x dbv4 EIA-783
    Contextual Info: Application Report SZZA021C − September 2005 Semiconductor Packing Methodology Cles Troxtell, Bobby O’Donley, Ray Purdom, and Edgar Zuniga Standard Linear & Logic ABSTRACT The Texas Instruments Semiconductor Group uses three packing methodologies to prepare


    Original
    SZZA021C JEDEC Matrix Tray outlines ti packing label dck3 QFP Shipping Trays tray bga 64 EIA-468 label location EIA standards 783 EIA-481-x dbv4 EIA-783 PDF