74HC14 DIP14
Abstract: 74LV14N 74HC14 74HCT14 74LV14 74LV14BQ 74LV14D 74LV14DB 74LV14PW JESD22-A114E
Text: 74LV14 Hex inverting Schmitt trigger Rev. 04 — 2 July 2009 Product data sheet 1. General description The 74LV14 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC14 and 74HCT14. The 74LV14 provides six inverting buffers with Schmitt-trigger input. It is capable of
|
Original
|
74LV14
74LV14
74HC14
74HCT14.
74HC14 DIP14
74LV14N
74HCT14
74LV14BQ
74LV14D
74LV14DB
74LV14PW
JESD22-A114E
|
PDF
|
74LV14D nxp
Abstract: nxp 74hct14 74LV14N 74HC14 74HCT14 74LV14 74LV14BQ 74LV14D 74LV14DB 74LV14PW
Text: 74LV14 Hex inverting Schmitt trigger Rev. 03 — 20 December 2007 Product data sheet 1. General description The 74LV14 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC14 and 74HCT14. The 74LV14 provides six inverting buffers with Schmitt-trigger input. It is capable of
|
Original
|
74LV14
74LV14
74HC14
74HCT14.
74LV14D nxp
nxp 74hct14
74LV14N
74HCT14
74LV14BQ
74LV14D
74LV14DB
74LV14PW
|
PDF
|
GR-1244-CORE
Abstract: GR1244-CORE MT9043 MT9043AN TR62411 CB3LV-5I-20
Text: MT9043 T1/E1 System Synchronizer Data Sheet Features • • • • • • • • • • DS5343 Supports AT&T TR62411 and Bellcore GR1244-CORE, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interfaces
|
Original
|
MT9043
DS5343
TR62411
GR1244-CORE,
544MHz,
048MHz
125us
648ns
544MHz
488ns
GR-1244-CORE
GR1244-CORE
MT9043
MT9043AN
CB3LV-5I-20
|
PDF
|
GR-1244-CORE
Abstract: MT9043 MT9043AN TR62411 TBR12
Text: MT9043 T1/E1 System Synchronizer Data Sheet Features November 2003 • Supports AT&T TR62411 and Bellcore GR-1244CORE, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces • Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interfaces
|
Original
|
MT9043
TR62411
GR-1244CORE,
544MHz,
048MHz
MT9043AN
MT9043
GR-1244-CORE
TBR12
|
PDF
|
MT9043AN
Abstract: No abstract text available
Text: MT9043 T1/E1 System Synchronizer Data Sheet Features • • • • • • • • • • January 2003 Supports AT&T TR62411 and Bellcore GR-1244CORE, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces Supports ETSI ETS 300 011, TBR 4, TBR 12 and
|
Original
|
MT9043
TR62411
GR-1244CORE,
544MHz,
048MHz
MT9043AN
|
PDF
|
oscillator 16.384MHZ
Abstract: GR-1244-CORE MT9043 MT9043AN TR62411
Text: MT9043 T1/E1 System Synchronizer Data Sheet Features November 2003 • Supports AT&T TR62411 and Bellcore GR-1244CORE, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces • Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interfaces
|
Original
|
MT9043
TR62411
GR-1244CORE,
544MHz,
048MHz
MT9043AN
MT9043
oscillator 16.384MHZ
GR-1244-CORE
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MT9043 T1/E1 System Synchronizer Data Sheet Features • • • • • • • • • • DS5343 Supports AT&T TR62411 and Bellcore GR1244-CORE, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interfaces
|
Original
|
MT9043
TR62411
GR1244-CORE,
544MHz,
048MHz
DS5343
MT9043AN
MT9043
|
PDF
|
GR-1244-CORE
Abstract: MT9043 MT9043AN TR62411
Text: MT9043 T1/E1 System Synchronizer Data Sheet Features November 2003 • Supports AT&T TR62411 and Bellcore GR-1244CORE, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces • Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interfaces
|
Original
|
MT9043
TR62411
GR-1244CORE,
544MHz,
048MHz
MT9043AN
MT9043
GR-1244-CORE
|
PDF
|
CRYSTAL 20 MHZ with 74hc14
Abstract: MT9043ANR1 MT9043AN1 GR-1244-CORE MT9043 MT9043AN MT9043ANR TR62411
Text: MT9043 T1/E1 System Synchronizer Data Sheet Features • September 2009 Supports AT&T TR62411 and Bellcore GR-1244CORE, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces • Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interfaces
|
Original
|
MT9043
TR62411
GR-1244CORE,
MT9043AN
MT9043ANR
MT9043AN1
MT9043ANR1
CRYSTAL 20 MHZ with 74hc14
GR-1244-CORE
MT9043
MT9043AN
|
PDF
|
CRYSTAL 20 MHZ with 74hc14
Abstract: MT9043AN1
Text: MT9043 T1/E1 System Synchronizer Data Sheet Features • February 2005 Supports AT&T TR62411 and Bellcore GR-1244CORE, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces • Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interfaces
|
Original
|
MT9043
TR62411
GR-1244CORE,
MT9043AN
MT9043ANR
MT9043AN1
MT9043ANR1
CRYSTAL 20 MHZ with 74hc14
|
PDF
|
3310S06S
Abstract: IRS20955 irs*20955s MMBT3904 SOT23-BCE IRS20955S 3310IR01 cr3225-1210 ETQA21ZA220 IRS20955SPBF PCC2239CT-ND
Text: IRAUDAMP4 120 W x 2 Channel Class D Audio Power Amplifier Using IRS20955 and IRF6645 By Johan Strydom, Jun Honda, and Jorge Cerezo Table of Contents Page Introduction . 1
|
Original
|
IRS20955
IRF6645
RD-0617
3310S06S
irs*20955s
MMBT3904 SOT23-BCE
IRS20955S
3310IR01
cr3225-1210
ETQA21ZA220
IRS20955SPBF
PCC2239CT-ND
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MT9043 T1/E1 System Synchronizer Data Sheet Features DS5343 ISSUE 5 May 2002 Ordering Information • • • • • • • • • • Supports AT&T TR62411 and Bellcore GR1244-CORE, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces Supports ETSI ETS 300 011, TBR 4, TBR 12
|
Original
|
MT9043
TR62411
GR1244-CORE,
544MHz,
048MHz
DS5343
MT9043AN
MT9043
|
PDF
|
tF16H
Abstract: No abstract text available
Text: MT9043 T1/E1 System Synchronizer Data Sheet Features • • • • • • • • • • April 2003 Supports AT&T TR62411 and Bellcore GR-1244CORE, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces Supports ETSI ETS 300 011, TBR 4, TBR 12 and
|
Original
|
MT9043
TR62411
GR-1244CORE,
544MHz,
048MHz
MT9043AN
tF16H
|
PDF
|
schematic using ic 74hc14
Abstract: No abstract text available
Text: NCN6010 SIM Card Supply and Level Shifter The NCN6010 is a level shifter analog circuit designed to translate the voltages between a SIM Card and an external microcontroller. A built–in DC/DC converter makes the NCN6010 useable to drive any type of SIM card. The device fulfills the GSM 11.11 specification. The
|
Original
|
NCN6010
NCN6010
schematic using ic 74hc14
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: MT9043 T1/E1 System Synchronizer Data Sheet Features • • • • • • • • • • DS5343 Supports AT&T TR62411 and Bellcore GR1244-CORE, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interfaces
|
Original
|
MT9043
TR62411
GR1244-CORE,
544MHz,
048MHz
DS5343
MT9043AN
|
PDF
|
CB3LV5
Abstract: No abstract text available
Text: MT9043 T1/E1 System Synchronizer Data Sheet Features • • • • • • • • • • DS5343 Supports AT&T TR62411 and Bellcore GR1244-CORE, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interfaces
|
Original
|
MT9043
TR62411
GR1244-CORE,
544MHz,
048MHz
DS5343
MT9043AN
MT9043
CB3LV5
|
PDF
|
IRS20957
Abstract: 7G17A-220MR IN09063 7G17A-220M-R iraudamp PCB LAYOUT IRS20957S 7G17A FX941 BNC_RA CON 3310S06S
Text: IRAUDAMP4A 120 W x 2 Channel Class D Audio Power Amplifier Using IRS20957 and IRF6645 By Johan Strydom, Jun Honda, and Jorge Cerezo Table of Contents Page Introduction . 1
|
Original
|
IRS20957
IRF6645
7G17A-220MR
IN09063
7G17A-220M-R
iraudamp PCB LAYOUT
IRS20957S
7G17A
FX941
BNC_RA CON
3310S06S
|
PDF
|
FP1F-2M
Abstract: DF1706 OPA627AP cs8414 FFC-10BMEP1 PCM1704 transistor c114 diagram transistor c114 digital transistor c118 transistor digital C103
Text: BurrĆBrown Products from Texas Instruments DEMĆDAI1704/06 Demo Board User’s Guide May 2001 DAV Digital Audio/Imaging Japan DAIJ SLAU068 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
|
Original
|
DEMDAI1704/06
SLAU068
OPA2134A
120pF
JP106
1200pF
FP1F-2M
DF1706
OPA627AP
cs8414
FFC-10BMEP1
PCM1704
transistor c114 diagram
transistor c114 digital
transistor c118
transistor digital C103
|
PDF
|
74HC14
Abstract: 74HCT14-Q100 74HC14 oscillator application note 74HC14D-Q100 74HC14 oscillator application diagram 74HC14-Q100 74HCT14D-Q100 HCT14Q ci 74hc14 74HC14 application note
Text: 74HC14-Q100; 74HCT14-Q100 Hex inverting Schmitt trigger Rev. 2 — 10 August 2012 Product data sheet 1. General description The 74HC14-Q100; 74HCT14-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL LSTTL . It is specified in compliance with
|
Original
|
74HC14-Q100;
74HCT14-Q100
74HCT14-Q100
74HC14
74HC14 oscillator application note
74HC14D-Q100
74HC14 oscillator application diagram
74HC14-Q100
74HCT14D-Q100
HCT14Q
ci 74hc14
74HC14 application note
|
PDF
|
74hc14n nxp
Abstract: 74HC14N 74HC14 oscillator application note 74HC14-Q100 74HC14 application note 74HC14 ci 74hc14 74HCT14 74HCT14N NXP 74HC14D
Text: 74HC14-Q100; 74HCT14-Q100 Hex inverting Schmitt trigger Rev. 4 — 19 April 2013 Product data sheet 1. General description The 74HC14-Q100; 74HCT14-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL LSTTL . It is specified in compliance with
|
Original
|
74HC14-Q100;
74HCT14-Q100
74HCT14-Q100
74hc14n nxp
74HC14N
74HC14 oscillator application note
74HC14-Q100
74HC14 application note
74HC14
ci 74hc14
74HCT14
74HCT14N
NXP 74HC14D
|
PDF
|
74LV14N
Abstract: No abstract text available
Text: 74LV14 Hex inverting Schmitt trigger Rev. 6 — 12 December 2011 Product data sheet 1. General description The 74LV14 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC14 and 74HCT14. The 74LV14 provides six inverting buffers with Schmitt-trigger input. It is capable of
|
Original
|
74LV14
74LV14
74HC14
74HCT14.
74LV14N
|
PDF
|
74hc14
Abstract: ci 74hc14
Text: 74HC14-Q100; 74HCT14-Q100 Hex inverting Schmitt trigger Rev. 2 — 10 August 2012 Product data sheet 1. General description The 74HC14-Q100; 74HCT14-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL LSTTL . It is specified in compliance with
|
Original
|
74HC14-Q100;
74HCT14-Q100
74HCT14-Q100
74hc14
ci 74hc14
|
PDF
|
74LV14DB
Abstract: 74LV14N 74HC14 74HCT14 74LV14 74LV14BQ 74LV14D 74LV14PW
Text: 74LV14 Hex inverting Schmitt trigger Rev. 5 — 5 January 2011 Product data sheet 1. General description The 74LV14 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC14 and 74HCT14. The 74LV14 provides six inverting buffers with Schmitt-trigger input. It is capable of
|
Original
|
74LV14
74LV14
74HC14
74HCT14.
74LV14DB
74LV14N
74HCT14
74LV14BQ
74LV14D
74LV14PW
|
PDF
|
LT1262
Abstract: ipos 150 1.8 c13 INEG ipos 150 LT1575 LT1577 VN2222L
Text: LT1575/LT1577 Ultrafast Transient Response, Low Dropout Regulators Adjustable and Fixed U DESCRIPTION FEATURES • ■ ■ ■ ■ ■ UltraFastTM Transient Response Eliminates Tantalum and Electrolytic Output Capacitors FET RDS ON Defines Dropout Voltage
|
Original
|
LT1575/LT1577
1575/LT1577
LTC1553L
LT1573
LT1580
LT1585-1
15757f
LT1262
ipos 150 1.8 c13
INEG
ipos 150
LT1575
LT1577
VN2222L
|
PDF
|
