Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    INTEGER DCT Search Results

    INTEGER DCT Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    LMX2470SLEX/NOPB Texas Instruments 2.6 GHz Delta-Sigma Fractional-N PLL with 800 MHz Integer-N PLL 24-ULGA -40 to 85 Visit Texas Instruments Buy
    LMX2470SLEX Texas Instruments 2.6 GHz Delta-Sigma Fractional-N PLL with 800 MHz Integer-N PLL 24-ULGA -40 to 85 Visit Texas Instruments Buy
    TRF3761-EIRHAT Texas Instruments Low Noise Integer N PLL Frequency Synthesizer With Integrated VCO 40-VQFN -40 to 85 Visit Texas Instruments Buy
    LMX2487SQ/NOPB Texas Instruments 1 to 6 GHz Delta-Sigma Low Power Dual PLLatinum Frequency Synthesizer with 3.0 GHz Integer PLL 24-WQFN -40 to 85 Visit Texas Instruments Buy
    TRF3761-JIRHAT Texas Instruments Low Noise Integer N PLL Frequency Synthesizer With Integrated VCO 40-VQFN -40 to 85 Visit Texas Instruments Buy

    INTEGER DCT Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    wavelet transform

    Abstract: wavelet power system TMS320C40 abstract on RTOS and multitasking Daubechies filter integer "frame grabber"
    Text: DSPS Fest ’99 An Integer Wavelet Transform, Implemented on a Parallel TI TMS320C40 Platform Page 1 AN INTEGER WAVELET TRANSFORM, IMPLEMENTED ON A PARALLEL TI TMS320C40 PLATFORM Francis Decroos1,2, Peter Schelkens1,2, Gauthier Lafruit2, Jan Cornelis1, Francky Catthoor2,3


    Original     		TMS320C40 B-1050 B-3001 Shap93] SPRU96] TMS320C40 Swel95] Thre95] wavelet transform wavelet power system abstract on RTOS and multitasking Daubechies filter integer "frame grabber" PDF

    ERC32

    Abstract: CB123 CY7C601 TSC691E TSC692E TSC693E FPU-TSC692E erc32 trap 0x61 TMS 3529 A1191
    Text: TSC691E Integer Unit User’s Manual for Embedded Real time 32–bit Computer ERC32 for SPACE Applications TSC691E Table of contents 1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1


    Original     		TSC691E ERC32) TSC691E ERC32 CB123 CY7C601 TSC692E TSC693E FPU-TSC692E erc32 trap 0x61 TMS 3529 A1191 PDF

    ERC32

    Abstract: TSC691E sparc v7 CB123 TSC692E TSC693E SPARC V7.0
    Text: TSC691E Integer Unit User’s Manual for Embedded Real time 32–bit Computer ERC32 for SPACE Applications TSC691E Table of Contents 1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1


    Original     		TSC691E ERC32) TSC691E ERC32 sparc v7 CB123 TSC692E TSC693E SPARC V7.0 PDF

    diode ESM 15

    Abstract: TSC691E ERC32 erc32 trap pin diagram for core i3 processor Trap floating point CB123 TSC692E TSC693E SPARC V7.0
    Text: TSC691E Integer Unit User’s Manual for Embedded Real time 32–bit Computer ERC32 for SPACE Applications TSC691E Table of Contents 1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1


    Original     		TSC691E ERC32) TSC691E diode ESM 15 ERC32 erc32 trap pin diagram for core i3 processor Trap floating point CB123 TSC692E TSC693E SPARC V7.0 PDF

    erc32 trap 0x61

    Abstract: Cy7C601 ERC32 CB123 TSC691E TSC692E TSC693E tbr 3516 SPARC V7.0
    Text: TSC691E Integer Unit User’s Manual for Embedded Real time 32–bit Computer ERC32 for SPACE Applications TSC691E Table of contents 1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1


    Original     		TSC691E ERC32) TSC691E ERC32 erc32 trap 0x61 Cy7C601 CB123 TSC692E TSC693E tbr 3516 SPARC V7.0 PDF

    ERC32

    Abstract: sparc v7 CB123 TSC691E TSC692E TSC693E erc32 trap 361-s SPARC V7.0
    Text: TSC691E Integer Unit User’s Manual for Embedded Real time 32–bit Computer ERC32 for SPACE Applications TSC691E Table of Contents 1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1


    Original     		TSC691E ERC32) TSC691E ERC32 sparc v7 CB123 TSC692E TSC693E erc32 trap 361-s SPARC V7.0 PDF

    STI5500

    Abstract: STi55 STi5500 st20 ST20 TOOLSET ST20C2 set top box block diagram LS 2027 Final Audio video rgb splitter amplifier schematic ST20 twin decoder A215
    Text: STi5500 SET TOP BOX BACKEND DECODER WITH INTEGRATED HOST PROCESSOR PRELIMINARY DATA FEATURES • Enhanced 32-bit VL-RISC CPU - 50 MHz clock • fast integer/bit operation and very high code density ■ High performance memory/cache subsystem • 2 Kbytes Instruction cache, 2K bytes SRAM,


    Original     		STi5500 32-bit STI5500 STi55 STi5500 st20 ST20 TOOLSET ST20C2 set top box block diagram LS 2027 Final Audio video rgb splitter amplifier schematic ST20 twin decoder A215 PDF

    code for Winograd algorithm

    Abstract: implementation of Winograd DFT algorithm transistor w04 Winograd AP-922 Winograd DFT algorithm feig sample code w17 transistor AP-528 w04 12
    Text: AP-922 Streaming SIMD Extensions—A Fast Precise 8x8 DCT A Fast Precise Implementation of 8x8 Discrete Cosine Transform Using the Streaming SIMD Extensions and MMX Instructions Version 1.0 4/99 Order Number: 742474-001 AP-922 Streaming SIMD Extensions—A Fast Precise 8x8 DCT


    Original     		AP-922 tp765 tm765 tm465 tm465 tp465 code for Winograd algorithm implementation of Winograd DFT algorithm transistor w04 Winograd Winograd DFT algorithm feig sample code w17 transistor AP-528 w04 12 PDF

    988991

    Abstract: No abstract text available
    Text: JPEG Inverse DCT and Dequantization Optimized for Pentium II Processor Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document.


    Original     		PDF

    verilog for 8 point dct in xilinx

    Abstract: XAPP208 fir filter spartan 3 fir filter design using vhdl verilog 2d filter xilinx
    Text: 1-D Discrete Cosine Transform DCT V2.1 March 14, 2002 Product Specification General Description Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com/ipcenter Support: support.xilinx.com Features


    Original     		24-bit com/xapp/xapp208 verilog for 8 point dct in xilinx XAPP208 fir filter spartan 3 fir filter design using vhdl verilog 2d filter xilinx PDF

    verilog for 8 point dct in xilinx

    Abstract: IEEE1180-1990 IEEE-1180 2-D Discrete Cosine Transform DCT fpga frame by vhdl examples fir filter design using vhdl verilog 2d filter xilinx digital FIR Filter using distributed arithmetic xILINX ISE ALLIANCE SOFTWARE 4.2i
    Text: 2-D Discrete Cosine Transform DCT V2.0 March 14, 2002 Product Specification security services General Description The Discrete Cosine Transform (DCT) is a technique that converts a spatial domain waveform into its constituent frequency components as represented by a set of coefficients.


    Original     		PDF

    Maxlinear

    Abstract: intel286 vector quantization hmm mfcc coefficient quantization
    Text: Intel Recognition Primitives Library Reference Manual Copyright 1995-1997, Intel Corporation All Rights Reserved Issued in U.S.A. Order Number 637785-005 Intel Recognition Primitives Library Reference Manual Order Number: 637785-005 Revision Revision History


    Original     		PDF

    NM6403

    Abstract: No abstract text available
    Text: Image Processing SPECIAL FEATURE Implementing image compression algorithms on NeuroMatrix architecture: New approaches By Sergey Mushkaev and Sergey Landyshev This article discusses the possibilities the NM6403 processor opens up for static image compression.The authors present the Discrete Cosine Transform DCT algorithm


    Original     		NM6403 PDF

    Winograd

    Abstract: Daubechies filter integer code for Winograd algorithm WIN32S BS31 goertzel algorithm ctx128
    Text: Intel Signal Processing Library Reference Manual Copyright 1995-1997 Intel Corporation All Rights Reserved Issued in U.S.A. Order Number 630508-007 How to Use This Online Manual Click to hide or show subtopics when the bookmarks are shown. Click to go to the previous page.


    Original     		drag-47 Index-11 Winograd Daubechies filter integer code for Winograd algorithm WIN32S BS31 goertzel algorithm ctx128 PDF

    powerflex 753 programming manual

    Abstract: rockwell powerflex 753 wiring diagram heidenhain rod 426 1024 heidenhain rod 426 rod 323 heidenhain hengstler 890 manual 20HIM-UM001 HEIDENHAIN rod 529 NSA 2000 inverter manual heidenhain rod 456
    Text: Programming Manual PowerFlex 750-Series AC Drives Firmware Versions:1.xxx…10.xxx Important User Information Read this document and the documents listed in the additional resources section about installation, configuration, and operation of this equipment before you install, configure, operate, or maintain this product. Users are required to


    Original     		750-Series RA-DU002, 750-PM001J-EN-P 750-PM001I-EN-P powerflex 753 programming manual rockwell powerflex 753 wiring diagram heidenhain rod 426 1024 heidenhain rod 426 rod 323 heidenhain hengstler 890 manual 20HIM-UM001 HEIDENHAIN rod 529 NSA 2000 inverter manual heidenhain rod 456 PDF

    sparclite

    Abstract: MB86930 SPARC 7 ASR16 ASR17 0x0000FF0C ASR311
    Text: SECTION 1 MB86930 Chapter 1: Overview Chapter 2: Programmer’s Model MB86930 - SPARClite User’s Manual CONTENTS SECTION 1 Chapter 1: Section 1: MB86930 Chapter 1: Overview 1.1 General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1


    Original     		MB86930 MB86930 sparclite SPARC 7 ASR16 ASR17 0x0000FF0C ASR311 PDF

    Untitled

    Abstract: No abstract text available
    Text: V . NKK 64 bit RISC Embedded Controller NR4645L • FEATURES • Large, efficient on-chip caches • High-performance embedded 64-bit microprocessor - 64-bit integer operations - Separate 8KB Instruction and Data caches - 64-bit registers - Over 1500MB/sec bandwidth from internal caches


    OCR Scan     		1500MB/sec 32-bit 67MHz, 533MB/sec NR4645L 64-bit -100MHz. PDF

    ba 6414 fs

    Abstract: RTL 2832 A80860XP i860Xp 80860XR 80860XP equivalent of transistor tt 2148 transistor x 313 ca 361 e ic 82490XP
    Text: intei I860 XP MICROPROCESSOR • Parallel Architecture that Supports Up to Three Operations per Clock — One Integer or Control Instruction — Up to Two Floating-Point Results ■ High Performance Design — 40/50 MHz Clock Rate — 100 Peak Single Precision MFLOPS


    OCR Scan     		I860TM 64-Bit 128-Bit 32-Bit 32/64-Bit ba 6414 fs RTL 2832 A80860XP i860Xp 80860XR 80860XP equivalent of transistor tt 2148 transistor x 313 ca 361 e ic 82490XP PDF

    HIGH VOLTAGE ISOLATION DZ 2101

    Abstract: MC68060FE puerto Motorola mc68060rc50 M68060 MC68060 ITT Semiconductors ISS59 MC68060RC50 RTD SENSING CIRCUIT
    Text: M68060UM/AD R ev. I MC68060 MC68LC060 MC68EC060 MICROPROCESSORS USER’S MANUAL M MOTOROLA àââââââââàââààâàlilil Introduction Signal Description Integer Unit Memory Management Unit Caches Floating-Point Unit Bus Operation Exception Processing


    OCR Scan     		M68060UM/AD MC68060 MC68LC060 MC68EC060 MC68EC060 M68060 HIGH VOLTAGE ISOLATION DZ 2101 MC68060FE puerto Motorola mc68060rc50 ITT Semiconductors ISS59 MC68060RC50 RTD SENSING CIRCUIT PDF

    MQFPF256

    Abstract: LCC68
    Text: Tem ic S e m i c o n d u c t o r s PLCC28 S 028 On-Board Computers Part Number Function Key Features Package Source TSC691E 32-bit SPARC computer: integer unit Radiant tolerant, 10 Mips @ 14 MHz, JTAG interface MQFPF256 NT TSC692E 32-bit SPARC computer: floating-point unit


    OCR Scan     		PLCC28 TSC691E 32-bit MQFPF256 TSC692E MQFPF160 TSC693E 656XX LCC68 PDF

    SEU11

    Abstract: as15 h erc32 trap 0x61 erc32 trap sparc v7 irl 3713 equivalent ERC32 CY7C601 irl 3710 x irl 3713 AS15 G
    Text: Temic S e m i c o n d u c t o r s TSC691E Integer Unit User’s Manual for Embedded Real time 32-bit Computer ERC32 for SPACE Applications Temic S em i co n du ct o r s TSC691E Table of contents 1. I n t r o d u c t i o n .1


    OCR Scan     		tsc691e 32-bit ERC32) tsc691e ERC32 Functio44 SEU11 as15 h erc32 trap 0x61 erc32 trap sparc v7 irl 3713 equivalent CY7C601 irl 3710 x irl 3713 AS15 G PDF

    SPARC V7.0

    Abstract: TSC692
    Text: Temic S e m i c o n d u c t o r s TSC691E Integer Unit User’s Manual for Embedded Real time 32-bit Computer ERC32 for SPACE Applications Temic S em i co n du ct o r s TSC691E Table of contents 1. I n t r o d u c t i o n .1


    OCR Scan     		TSC691E 32-bit ERC32) Fault44 SPARC V7.0 TSC692 PDF

    4816 ram

    Abstract: imsa121 full binary bit subtractor sgs-thomson ae 4816 ims a121
    Text: Æ * 7 T # S G S -T H O M S O N 5 2-D DISCRETE COSINE TRANSFORM IMAGE PROCESSOR • 8 X 8 TRANSFO RM SIZE. - 8 X 8 DCT CALCULATION TIM E = 3.2ns. - DC TO 20 MHZ PIXEL RATE. ■ 9-BIT ADD /SUBTRACT INPUT. ■ 12-BIT INPUT/OUTPUT. ■ 14-BIT FIXED COEFFICIENTS.


    OCR Scan     		12-BIT 14-BIT A121-J20S PLCC44 20MHz IMSA121 PMPLCC44 4816 ram imsa121 full binary bit subtractor sgs-thomson ae 4816 ims a121 PDF

    Untitled

    Abstract: No abstract text available
    Text: IMS A121 2-D Discrete Cosine Transform Image Processor □ratios FEATURES 8 x 8 Transform size. 8 x 8 DCT calculation time = 3.2ps. DC to 20 MHz pixel rate. 9 bit add/subtract input. 12 bit input/output. 14 bit fixed coefficients. Multifunction capability DCT, IDCT, Filter .


    OCR Scan     		A121-J20S PDF