HEX GATE OR AND Search Results
HEX GATE OR AND Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
54ALS808AFK/B |
![]() |
54ALS808 - Hex 2-Input AND Drivers |
![]() |
![]() |
|
TC4001BP |
![]() |
CMOS Logic IC, 2-Input/AND, DIP14 |
![]() |
||
74HC08D |
![]() |
CMOS Logic IC, 2-Input/AND, SOIC14 |
![]() |
||
7UL1G08NX |
![]() |
One-Gate Logic(L-MOS), 2-Input/AND, XSON6, -40 to 125 degC |
![]() |
||
TC74HC04AP |
![]() |
CMOS Logic IC, Hex Inverter, DIP14 |
![]() |
HEX GATE OR AND Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
14572UContextual Info: H D 14572U B Hex Gate 4 - ln v e r e r 2 - i n p u t NOR Gate 2 - i n p u t N A N D Gate The HD14572UB hex functional gate finds primary use where low power dissipation and/or high noise immunity is desired. The chip contains four inverters, one NOR gate and one NAND gate. |
OCR Scan |
14572U HD14572UB | |
MC14572UBCPG
Abstract: MC14572UB MC14572UBCP MC14572UBD MC14572UBDG MC14572UBDR2 MC14572UBDR2G MC14572UBF 14572ubg
|
Original |
MC14572UB MC14572UB MC14572UBCPG MC14572UBCP MC14572UBD MC14572UBDG MC14572UBDR2 MC14572UBDR2G MC14572UBF 14572ubg | |
14572UContextual Info: MC14572UB Hex Gate The MC14572UB hex functional gate is constructed with MOS P–channel and N–channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity |
Original |
MC14572UB MC14572UBCP 14572U MC14572UBD MC14572UBDR2 751B-05 751B-05 | |
MC14572UB
Abstract: MC14572UBCP MC14572UBD MC14572UBDR2 MC14572UBF MC14572UBFEL 14572U
|
Original |
MC14572UB MC14572UB r14525 MC14572UB/D MC14572UBCP MC14572UBD MC14572UBDR2 MC14572UBF MC14572UBFEL 14572U | |
MC14572U
Abstract: 14572ubg
|
Original |
MC14572UB PDIP-16 SOIC-16 14572UBG MC14572UBCP MC14572UB/D MC14572U | |
135VDC
Abstract: MC14572UBCP MC14572UB MC14572UBD MC14572UBDR2 MC14572UBF MC14572UBFEL 14572U
|
Original |
MC14572UB MC14572UB r14525 MC14572UB/D 135VDC MC14572UBCP MC14572UBD MC14572UBDR2 MC14572UBF MC14572UBFEL 14572U | |
Contextual Info: MC14572UB Hex Gate The MC14572UB hex functional gate is constructed with MOS P−channel and N−channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity |
Original |
MC14572UB PDIP-16 SOIC-16 14572UBG MC14572UBCP MC14572UB/D | |
Contextual Info: MC14572UB Hex Gate The MC14572UB hex functional gate is constructed with MOS P−channel and N−channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity |
Original |
MC14572UB MC14572UB MC14572UB/D | |
Contextual Info: MC14572UB Hex Gate The MC14572UB hex functional gate is constructed with MOS P−channel and N−channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity |
Original |
MC14572UB MC14572UB MC14572UB/D | |
Contextual Info: MC14572UB Hex Gate The MC14572UB hex functional gate is constructed with MOS P−channel and N−channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity |
Original |
MC14572UB MC14572UB MC14572UB/D | |
MC14572
Abstract: MC14572UB MC14572UBCP MC14572UBCPG MC14572UBD MC14572UBDG MC14572UBDR2 MC14572UBDR2G MC14572UBF 14572u
|
Original |
MC14572UB MC14572UB MC14572UB/D MC14572 MC14572UBCP MC14572UBCPG MC14572UBD MC14572UBDG MC14572UBDR2 MC14572UBDR2G MC14572UBF 14572u | |
14572u
Abstract: MC14572UB
|
Original |
MC14572UB PDIP-16 MC14572UBCP SOIC-16 SOEIAJ-16 14572U MC14572UB | |
MC14572UB
Abstract: MC14572UBCP MC14572UBD MC14572UBDR2 MC14572UBF MC14572UBFEL 14572U
|
Original |
MC14572UB MC14572UB MC14572UB/D MC14572UBCP MC14572UBD MC14572UBDR2 MC14572UBF MC14572UBFEL 14572U | |
cd 40118
Abstract: ci 4081 DV4001 4069UB dv408
|
OCR Scan |
DV4069UB DV4001 1-800-AVG-SEMI 4001B. 4011B cd 40118 ci 4081 4069UB dv408 | |
|
|||
Contextual Info: AVG Semiconductors DDiT Technical Data D V4069U B A vailable Q2, 1995 Quad 2-Input NOR NAND Gate Dual 4-Input NOR (NAND) Gate Triple 3-Input NOR (NAND) Gate Quad 2-Input OR (AND) Gate Hex Inverter Gate (unbuffered) DV4001B DV4002B DV4025B DV4071B DV4069UB |
OCR Scan |
V4069U DV4001B DV4002B DV4025B DV4071B DV4069UB DV4011B) DV4012B) DV4023B) DV4081B) | |
serial number of idm
Abstract: HIP0061 HIP0063 HIP0063AB MS-013-AE
|
Original |
HIP0063 HIP0063 serial number of idm HIP0061 HIP0063AB MS-013-AE | |
HIP0061
Abstract: HIP0063 HIP0063AB MS-013-AE 4009 NOT GATE IC 4009 not gate 4009 NOT GATE IC power supply pin driver injectors peak and hold
|
Original |
HIP0063 HIP0063 HIP0061 HIP0063AB MS-013-AE 4009 NOT GATE IC 4009 not gate 4009 NOT GATE IC power supply pin driver injectors peak and hold | |
NTE4511B
Abstract: Q32B NTE4501 NTE4518B NTE4520B NTE4508B NTE4510B NTE4512B NTE4514B NTE4516B
|
OCR Scan |
NTE4501 16-Lead Pin14 NTE4502B NTE4503B NTE4508B 24-Lead NTE4517B NTE4511B Q32B NTE4518B NTE4520B NTE4508B NTE4510B NTE4512B NTE4514B NTE4516B | |
Contextual Info: INTEGRATED CIRCUITS - CMOS COMPLEMENTARY METAL OXIDE SILICON NTE4501 1 6 -L e a d DIP, See Diag. 249 Dual 4 -In p u t N AND Gate, 2 -In p u t NOR/OR Gate, 8 -In p u t A N D/NAN D Gate NTE4502B 16 -L e a d DIP, See Dlag. 249 Strobed Hex Inverter/Buffer N TE4503B |
OCR Scan |
NTE4501 NTE4502B TE4503B TE4517B TE4518B TE4520B 0DQ37SÃ | |
HIP0061
Abstract: HIP0063 HIP0063AB MS-013-AE
|
Original |
HIP0063 HIP0063 1-800-4-HARRIS HIP0061 HIP0063AB MS-013-AE | |
DM54L04J
Abstract: block diagram of AND gate C1995 DM54L04 DM54L04W J14A W14B
|
Original |
DM54L04 DM54L04J DM54L04W C1995 RRD-B30M105 block diagram of AND gate DM54L04W J14A W14B | |
Contextual Info: SN74AS1832 HEX 2-INPUT OR DRIVER SDAS045C – AUGUST 1984 – REVISED JANUARY 1995 • • D OR N PACKAGE TOP VIEW High Capacitive-Drive Capability Typical Delay Time of 3.9 ns (CL = 50 pF) and Typical Power Dissipation of Less Than 17 mW per Gate Center VCC and GND Configuration |
Original |
SN74AS1832 SDAS045C 300-mil | |
Contextual Info: SN74AS1832 HEX 2-INPUT OR DRIVER SDAS045C – AUGUST 1984 – REVISED JANUARY 1995 • • D OR N PACKAGE TOP VIEW High Capacitive-Drive Capability Typical Delay Time of 3.9 ns (CL = 50 pF) and Typical Power Dissipation of Less Than 17 mW per Gate Center VCC and GND Configuration |
Original |
SN74AS1832 SDAS045C 300-mil | |
Contextual Info: SN74AS1832 HEX 2-INPUT OR DRIVER SDAS045C – AUGUST 1984 – REVISED JANUARY 1995 • • D OR N PACKAGE TOP VIEW High Capacitive-Drive Capability Typical Delay Time of 3.9 ns (CL = 50 pF) and Typical Power Dissipation of Less Than 17 mW per Gate Center VCC and GND Configuration |
Original |
SN74AS1832 SDAS045C 300-mil |